Designing method and manufacturing method for semiconductor...

Details Designing method and manufacturing method for semiconductor... Designing method and manufacturing method for semiconductor...

2005-09-20

2005-09-20

Smoot, Stephen W. (Department: 2813)

Semiconductor device manufacturing: process

Making device array and selectively interconnecting

Rendering selected devices operable or inoperable

C438S149000, C438S151000, C438S158000, C438S598000

Reexamination Certificate

active

06946330

ABSTRACT:
Irrespective of a specification of the controller, a plurality of TFTs are formed for the controller on a substrate in advance. Then, in accordance with a design of the controller, connection is achieved among sources, drains, and gates, which serve as three terminals in each of the plural TFTs, appropriately through a wiring formed on a layer different from the one where the plural TFTs are formed, so that the controller with a desired specification is formed. At this time, it is not required to use all the TFTs arranged on the substrate and some TFTs may remain unused depending on the specification of the controller.

REFERENCES:
patent: 5247190 (1993-09-01), Friend et al.
patent: 6031249 (2000-02-01), Yamazaki et al.
patent: 6069373 (2000-05-01), Iwaki
patent: 6147667 (2000-11-01), Yamazaki et al.
patent: 6271818 (2001-08-01), Yamazaki et al.
patent: 6278132 (2001-08-01), Yamazaki et al.
patent: 6287944 (2001-09-01), Hara et al.
patent: 6563482 (2003-05-01), Yamazaki et al.
patent: 6566754 (2003-05-01), Hara et al.
patent: 6582980 (2003-06-01), Feldman et al.
patent: 6605497 (2003-08-01), Yamazaki et al.
patent: 6801180 (2004-10-01), Matsueda
patent: 2001/0046755 (2001-11-01), Hara et al.
patent: 2001/0048115 (2001-12-01), Yamazaki et al.
patent: 2002/0011983 (2002-01-01), Yamazaki et al.
patent: 2002/0017681 (2002-02-01), Inoue et al.
patent: 2002/0040981 (2002-04-01), Yamazaki et al.
patent: 2002/0071064 (2002-06-01), Moon
patent: 2002/0127753 (2002-09-01), Jang
patent: 2002/0158855 (2002-10-01), Matsueda
patent: 2003/0193494 (2003-10-01), Yamazaki et al.
patent: 2003/0211669 (2003-11-01), Yamazaki et al.
patent: 1 017 108 (2000-07-01), None
patent: 1 207 511 (2002-05-01), None
patent: 07-130971 (1995-05-01), None
patent: 07-168154 (1995-07-01), None
patent: 10-051005 (1998-02-01), None
patent: 10-079516 (1998-03-01), None
patent: 10-079517 (1998-03-01), None
patent: 10-092576 (1998-04-01), None
patent: 10-197897 (1998-07-01), None
patent: 11-008319 (1999-01-01), None
patent: 11-121760 (1999-04-01), None
patent: 2000-114546 (2000-04-01), None
patent: 2000-156346 (2000-06-01), None
patent: 2000-243974 (2000-09-01), None
patent: 2000-353811 (2000-12-01), None
patent: 2001-092426 (2001-04-01), None
patent: 2001-244465 (2001-09-01), None
patent: 2001-250775 (2001-09-01), None
patent: 2001-274085 (2001-10-01), None
patent: WO 01/73738 (2001-10-01), None
H. Asada et al., “A 2.7 in. 1.3MPixel Driver-Integrated Poly-Si TFT-LCD for Multimedia Projectors,” 1996 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 190-191, 442 (1996).
M. Ito,Approach to System Integration by Low Temperature Poly-Crystalline SI Toward 2000, Nikkei Microdevices, Feb., 1997, pp. 90-95.
Author Unknown,Low Temperature Poly-Crystalline Si for Challenging the Large-Scale Investment, Nikkei Microdevices, Jun., 1998, pp. 118-129.
I. Washizuka,Suggestion of Ideal Liquid Crystal Business and Appliances for the 21stCentury, Nikkei Microdevices, Dec. 1998, pp. 175-180.
Offical Action of Aug. 31, 2004 for JP 2001-313931, JPO.
H. Schenk et al., “Polymers for Light Eitting Diodes,” Euro DIsplay Proceedings 1999, pp. 33-37.

Affiliated with

Also associated with

Rating

Designing method and manufacturing method for semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Designing method and manufacturing method for semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Designing method and manufacturing method for semiconductor... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3405698