Designing and testing the interconnection of addressable...

Details Designing and testing the interconnection of addressable... Designing and testing the interconnection of addressable...

2005-10-25

2005-10-25

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

06959428

ABSTRACT:
A register address generation tool is used during the design of semiconductor products. For those registers and/or memories that are addressable on a bus, the register address generation tool creates the interconnect RTL, header files, static timing analysis constraint files, and verification testcases. The tool also maintains coherence between what has been generated and the available resources for the design of the semiconductor product in a design. If there are any registers and/or memories that are not being used, the register address generation tool may further generate the RTL that will convert these unused resources to performance-enhancing features such as control registers, status registers, etc. The register address generation tool read a design database having an application set to determine what hardmacs and what transistor fabric is available. It also receives as input a bus specification and address parameters. The register address generation tool may be used with a suite of generation tools to achieve the rapid design and realization of a new semiconductor product.

REFERENCES:
patent: 4656592 (1987-04-01), Spaanenburg et al.
patent: 5818728 (1998-10-01), Yoeli et al.
patent: 5818729 (1998-10-01), Wang et al.
patent: 6459136 (2002-10-01), Amarilio et al.
patent: 6668337 (2003-12-01), Takahashi et al.
patent: 6823502 (2004-11-01), Wingren et al.
patent: 2003/0101307 (2003-05-01), Gemelli et al.
patent: 2003/0140337 (2003-07-01), Aubury
patent: 2003/0225988 (2003-12-01), Ralphs
patent: 2004/0049672 (2004-03-01), Nollet et al.
patent: 01202397 (2001-01-01), None
patent: 02202886 (2002-01-01), None

Affiliated with

Also associated with

Rating

Designing and testing the interconnection of addressable... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Designing and testing the interconnection of addressable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Designing and testing the interconnection of addressable... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3452168