Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-07-08
2008-07-08
Garbowski, Leigh Marie (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
10384104
ABSTRACT:
A technique for checking a logic design for compliance with a set of design rules in a computer-aided logic design system. An initial logic design is provided in computer-readable form in a logic design file. A set of design rules expressing permitted and prohibited structural and functional logic device relationships is provided as a portion of a logic design simulation system capable of synthesizing the initial design into a simulated network list. The initial design is checked against the various design rules incorporated into the set, and any violation of the design rules by the initial logic design is visibly displayed to the user. In one mode of operation, a list of user selectable optional rules is visibly displayed. A hierarchy of levels of design compliance is also displayed for user selection. For some design rules, a comparison can be made with the synthesized version of the initial logic design in order to spot design rule violations introduced by the synthesis process.
REFERENCES:
patent: 4527249 (1985-07-01), Van Brunt
patent: 4620302 (1986-10-01), Binoeder et al.
patent: 4782440 (1988-11-01), Nomizu et al.
patent: 4899273 (1990-02-01), Omoda et al.
patent: 4922432 (1990-05-01), Kobayashi et al.
patent: 4922445 (1990-05-01), Mizoue et al.
patent: 4924430 (1990-05-01), Zasio et al.
patent: 5019961 (1991-05-01), Addesso et al.
patent: 5038307 (1991-08-01), Krishnakumar et al.
patent: 5050091 (1991-09-01), Rubin
patent: 5062054 (1991-10-01), Kawakami et al.
patent: 5097422 (1992-03-01), Corbin et al.
patent: 5105374 (1992-04-01), Yoshida
patent: 5197016 (1993-03-01), Sugimoto et al.
patent: 5202841 (1993-04-01), Tani
patent: 5202889 (1993-04-01), Aharon et al.
patent: 5220512 (1993-06-01), Watkins et al.
patent: 5220662 (1993-06-01), Lipton
patent: 5243538 (1993-09-01), Okuzawa et al.
patent: 5278769 (1994-01-01), Bair et al.
patent: 5438524 (1995-08-01), Komoda
patent: 5521835 (1996-05-01), Trimberger
patent: 5563800 (1996-10-01), Matsumoto et al.
patent: 5590050 (1996-12-01), Okuda
patent: 5663662 (1997-09-01), Kurosawa
patent: 5754441 (1998-05-01), Tokunoh et al.
patent: 5764525 (1998-06-01), Mahmood et al.
patent: 6182020 (2001-01-01), Fairbanks
“Technology Mapping of Digital Circuits”, pp. 580-586, Advanced Computer Technology, Reliable Systems and Aplications 5th Annual European Computer Conference, May, 1991, By G. De Micheli.
“Automatic Synthesis and Technology Mapping of Combinational Logic”, pp. 466-469, IEEE Transactions, 1988, by R. Bergamaschi.
“MIS: A Multiple-Level Logic Optimization System”, IEEE Transactions on Computer Aided Design, vol. CAD-6, No. 6, Nov. 1987, pp. 1062-1081, by R. Brayton.
Takashima, Makoto et al., “Programs for Verifying Circuit Connectivity of MOS/LSI Mask Artwork”, 19.sup.th Design Automation Conference, 1982, pp. 544-550.
Chen, Liang-Gee et al., “Hierarchical Functional Verification for Cell-Based Design Styles”, IEEE Proceedings, vol. 134, Part G, No. 2, Apr. 1987, pp. 103-109.
Agrawal, Vishwani D, “Synchronous Path Analysis in MOS Circuit Simulator”, 19.sup.th Design Automation Conference, 1982, pp. 629-635.
Varma, Prab, “TDRC—A Symbolic Simulation Based Design for Testability Rules Checker”, International Test Conference 1990, Paper 46.1, pp. 1055-1064, Sep. 1990.
Spickelmler, Rick L., et al., “Critic: A Knowledge-Based Program for Critiquing Circuit Designs”, 1988 IEEE International Conference on Computer Design: VLSI in Computers & Processors, pp. 324-327, Oct. 1988.
Beachler, Robert K., “Design Tools for “Max”-Imizing TTL Integration”, Wescon 1988, 14/2, pp. 1-5, Nov. 1988.
Altera Corporation
Garbowski Leigh Marie
Townsend and Townsend / and Crew LLP
LandOfFree
Design verification method for programmable logic design does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Design verification method for programmable logic design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design verification method for programmable logic design will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3919941