Design tools for configurable serial communications protocols

Details Design tools for configurable serial communications protocols Design tools for configurable serial communications protocols

2007-06-05

2007-06-05

Garbowski, Leigh M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

Reexamination Certificate

active

10923352

ABSTRACT:
A serial communications protocol with optional and adjustable data link layer and physical layer features is provided. A logic design tool for designing circuits compliant with the protocol is also provided. Using the logic design tool, desired optional protocol features may be included to enhance circuit functionality and undesired optional protocol features may be omitted to conserve circuit resources. The logic design tool may include design aids related to retry-on-error timeout calculations, FIFO sizing, transmitter and receiver circuit parameters, and other design parameters. A user of the logic design tool can view information provided by the logic design tool's design aids and can make design selections.

REFERENCES:
patent: 5377122 (1994-12-01), Werner et al.
patent: 5963454 (1999-10-01), Dockser et al.
patent: 6295627 (2001-09-01), Gowni et al.
patent: 6324672 (2001-11-01), Lawman et al.
patent: 6401230 (2002-06-01), Ahanessians et al.
patent: 6467072 (2002-10-01), Yang et al.
patent: 6490716 (2002-12-01), Gupta et al.
patent: 6976239 (2005-12-01), Allen et al.
patent: 7006960 (2006-02-01), Schaumont et al.
patent: 2005/0055657 (2005-03-01), Jones
patent: 2005/0278682 (2005-12-01), Dowling
“IEEE Std 802.3-2002, Section One; Local and Metropolitan Area Networks, Information technology—telecommunications and information exchange between systems—Local and metropolitan area networks—specific requirements—Part 3: Carrier Sense Multiple Access with Collision Detection (CSMA/CD) access method and physica layer specifications.” pp. 1-35, (c) 2002 IEEE.
“Draft Supplement to IEEE Std.802.3; IEEE draft P802.3ae/D5.0,” May 1, 2002, pp. 295-308.
“Aurora Protocol Specification; SP002(v1.1),” pp. 1-64, protocol specification of Xilinx, Inc. (Feb. 14, 2003).
“InfiniBand Architecture Specification vol. 1, Release 1.1” Nov. 6, 2002, pp. 1-211, Specification of the InfiniBand Trade Association.
“InfiniBand Architecture Specification vol. 2, Release 1.1” Nov. 6, 2002, pp. 1-163, Specification of the InfiniBand Trade Association.
“CompactPCI Serial Mesh Backplane Specification; PICMG 2.2 R1.0,” Oct. 21, 2002, pp. i-vi, and 1-37 Specification of the PCI Industrial Computer Manufacturers Group.
“CSIX-L1: Common Switch Interface Specification-L1,” pp. i-v and 1-63, Aug. 5, 2000 Specification of CSIX of Palo Alto, CA.
“RapidIO Interconnect Specification; Part VI: Physical Layer 1x/4x LP-Serial Specification,” Rev. 1.2 Jun. 2000, pp. i-xx, VI-1 to VI-136 and Glossary-1 to Glossary-6.
PCI Express Base Specification, Rev. 1.0app. 34-40 and 119-120, date unavailable.

Affiliated with

Also associated with

Rating

Design tools for configurable serial communications protocols does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Design tools for configurable serial communications protocols, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design tools for configurable serial communications protocols will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3837270