Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-08-29
2006-08-29
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07100146
ABSTRACT:
A design system of an alignment mark for manufacturing a semiconductor device includes a memory which stores at least mark data including pattern information regarding plural kinds of marks and process data including condition information of manufacturing processes, and a first process simulator which simulates a substrate structure before patterning based on the process data, the substrate structure being formed in an identified manufacturing process. Moreover, the design system includes a second process simulator which simulates a processed shape of an identified mark after the patterning based on the simulated substrate structure and the process data, the mark formed in the manufacturing process, a signal waveform simulator which simulates a detection signal waveform of the mark, the waveform being obtained from the simulated processed shape of the mark, and a signal evaluation device which evaluates a suitability of the mark for the identified manufacturing process based on the simulated detection signal waveform.
REFERENCES:
patent: 6563594 (2003-05-01), Mikami
patent: 6636311 (2003-10-01), Ina et al.
patent: 6790564 (2004-09-01), Migitaka et al.
patent: 6801314 (2004-10-01), Carpi et al.
patent: 2004/0015808 (2004-01-01), Pang et al.
patent: 09-246133 (1997-09-01), None
patent: 10-340847 (1998-12-01), None
patent: 2001-284203 (2001-10-01), None
Higashiki Tatsuhiko
Kouno Takuya
Mori Ichiro
Sakamoto Takashi
Sato Takashi
Do Thuan
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Tat Binh
LandOfFree
Design system of alignment marks for semiconductor manufacture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Design system of alignment marks for semiconductor manufacture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design system of alignment marks for semiconductor manufacture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3619736