Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2002-03-21
2004-05-11
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C703S001000, C716S030000, C716S030000
Reexamination Certificate
active
06735749
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
One or more embodiments of the present invention pertain to method and apparatus for checking integrated circuit (IC) designs.
BACKGROUND OF THE INVENTION
As the size of integrated circuit (IC) features continues to shrink, and the demand for increased circuit density has correspondingly increased, IC designers have been turning to automated design tools, layout tools, and checking tools. Fabrication of ICs is dependent upon the creation of a set of “masks” used during fabrication, where each mask in the set represents a different step in the fabrication (typically an addition or deletion of material). A digitized representation of an image of a mask is commonly called a “mask layer” or simply a “layer”. Each layer is comprised of a set of geometric shapes representing a desired configuration of materials such as metal, polysilicon, or substrate in a finished IC. For example, layers can represent the deposition of metal, or the etching away of resistive material between two layers of metal so that a “via” is opened.
As is well known, semiconductor physical design follows design rules that are defined, for example, by an integrated circuit manufacturing factory (for example, a foundry) to fabricate the design using a particular manufacturing technology. Thus, design rules are restrictions, or guidelines, within which the design can be implemented so the foundry can use its manufacturing technology to fabricate ICs according to the design. In general, before a layout design of a particular level is transferred onto a photolithography reticle, the design is in the form of a digital computer file, where each of the features has a plurality of associated X and Y coordinates that define their location on a mask. A key task in designing a quality IC is to ensure that the designed features obey the design rules and electrical rules (for example, rules specifying connectivity). For example, and without limitation, design rules checks may identify: (a) layers having a floating metal; (b) devices having a partial gate; (c) metal features with a width larger than a predetermined amount; (d) violations of width, spacing, enclosure, and hole design rules; (e) violations of slot rules; (f) violations of dead zone rules; and (g) special gate rules. Accordingly, because ICs typically comprise a large number features, designers typically employ commercially available software products to perform operations known as “design rule checks” (DRCs) and/or “electrical rule checks” (ERCs). In general, one or more DRCs/ERCs are applied to the features of each layer: (a) directly by measuring their shapes and their relationships to each other, and/or (b) indirectly by creating intermediate layers (also known as “derived layers”). Exemplary DRC/ERC processing may include determinations of whether certain minimum interfeature spacings have been violated, whether successive levels are overlapping, and so forth. Derived layers often are more amenable to design rule checking than the original layers, and can be used in the creation of subsequently derived layers.
As is known, a physical computer aided design (“CAD”) environment is set up—based on design rules and electrical rules—to implement an IC design, and to check whether the design meets the design and electrical rules. In a DRC/ERC file, DRCs/ERCs often entail generating supplemental features or lines to develop checks that separate one type of feature from others, or that distinguish a real DRC/ERC violation from one that is a false error.
In light of the above, there is a need in the art for method and apparatus for generating such supplemental features and lines that enable a designer to create efficient DRCs/ERCs.
SUMMARY OF THE INVENTION
One or more embodiments of the present invention advantageously satisfy the above-identified need in the art. Specifically, one embodiment of the present invention is a method for checking integrated circuit design files using (design rule check)/(electrical rule check) files (DRC/ERC files) wherein design objects are disposed on a grid having a system resolution, the method comprising steps of: (a) growing one or more rectangular boxes having at least two sides of length equal to the system resolution outward or inward from one or more of an edge of a design object and a side of a design object; (b) performing one or more of a spacing DRC/ERC check and an overlay DRC/ERC check; and (c) identifying checks relating to the rectangular boxes.
REFERENCES:
patent: 4613940 (1986-09-01), Shenton et al.
patent: 4630219 (1986-12-01), DiGiacomo et al.
patent: 4774461 (1988-09-01), Matsui et al.
patent: 5062054 (1991-10-01), Kawakami et al.
patent: 5249134 (1993-09-01), Oka
patent: 5416722 (1995-05-01), Edwards
patent: 5481473 (1996-01-01), Kim et al.
patent: 5497334 (1996-03-01), Russell et al.
patent: 5519628 (1996-05-01), Russell et al.
patent: 5528508 (1996-06-01), Russell et al.
patent: 5586046 (1996-12-01), Feldbaumer et al.
patent: 5689433 (1997-11-01), Edwards
patent: 5689435 (1997-11-01), Umney et al.
patent: 5706295 (1998-01-01), Suzuki
patent: 5781446 (1998-07-01), Wu
patent: 5787006 (1998-07-01), Chevallier et al.
patent: 5809037 (1998-09-01), Mathewson
patent: 5812415 (1998-09-01), Baisuck
patent: 5812561 (1998-09-01), Giles et al.
patent: 5838335 (1998-11-01), Hamamoto
patent: 5984510 (1999-11-01), Guruswamy et al.
patent: 5987086 (1999-11-01), Raman et al.
patent: 5987240 (1999-11-01), Kay
patent: 5999717 (1999-12-01), Kaufmann et al.
patent: 6006024 (1999-12-01), Guruswamy et al.
patent: 6009250 (1999-12-01), Ho et al.
patent: 6011911 (2000-01-01), Ho et al.
patent: 6026224 (2000-02-01), Darden et al.
patent: 6055366 (2000-04-01), Le et al.
patent: 6078737 (2000-06-01), Suzuki
patent: 6115546 (2000-09-01), Chevallier et al.
patent: 6117179 (2000-09-01), Tan et al.
patent: 6182020 (2001-01-01), Fairbanks
patent: 6185726 (2001-02-01), Chou
patent: 6189131 (2001-02-01), Graef et al.
patent: 6209123 (2001-03-01), Maziasz et al.
patent: 6269467 (2001-07-01), Chang et al.
patent: 6275971 (2001-08-01), Levy et al.
patent: 6321369 (2001-11-01), Heile et al.
patent: 6324673 (2001-11-01), Luo et al.
patent: 6370679 (2002-04-01), Chang et al.
patent: 6373975 (2002-04-01), Bula et al.
patent: 6378110 (2002-04-01), Ho
U.S. patent application Ser. No. 10/121,322, Li et al., filed Apr. 12, 2000.
Li Mu-Jing
Yang Amy
Do Thuan
Siek Vuthe
Sun Microsystems Inc.
Zagorin O'Brien & Graham LLP
LandOfFree
(Design rule check)/(electrical rule check) algorithms using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with (Design rule check)/(electrical rule check) algorithms using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and (Design rule check)/(electrical rule check) algorithms using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3207025