Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-11-28
2006-11-28
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C703S020000, C703S022000
Reexamination Certificate
active
07143369
ABSTRACT:
Method and apparatus for simulating operations of a circuit design that includes high-level components and HDL components. Groups of HDL components are associated with different co-simulation engines. The high-level components of the design are simulated in a high-level modeling system (HLMS), and the HDL components in each group are simulated on the associated co-simulation engine.
REFERENCES:
patent: 6026230 (2000-02-01), Lin et al.
patent: 6321366 (2001-11-01), Tseng et al.
patent: 6389379 (2002-05-01), Lin et al.
patent: 6651225 (2003-11-01), Lin et al.
patent: 6725432 (2004-04-01), Chang et al.
patent: 2003/0191615 (2003-10-01), Bailey et al.
U.S. Appl. No. 10/388,681, filed Mar. 14, 2003, Milne et al.
U.S. Appl. No. 10/389,161, filed Mar. 14, 2003, Milne et al.
U.S. Appl. No. 10/389,368, filed Mar. 14, 2003, Ma et al.
U.S. Appl. No. 09/981,503, filed Oct. 16, 2001, Hwang et al.
Kanzaki Kim
Maunu LeRoy D.
Siek Vuthe
Xilinx , Inc.
LandOfFree
Design partitioning for co-stimulation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Design partitioning for co-stimulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design partitioning for co-stimulation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3647635