Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-11-18
2008-09-23
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07428712
ABSTRACT:
Aspects of computing design invariants, by using approximate reachability analysis, include reducing the circuit model for verification and synthesis. Further included is computing invariants using approximate reachability analysis to optimize a circuit model by identifying a plurality of next states for a present state, the plurality of next states capable of being reached from the present state in one transition. The plurality of bits of the next states are compared with a plurality of bits of the present state, and each bit of the present state that is different from at least one next state is changed to variant.
REFERENCES:
patent: 6324496 (2001-11-01), Alur et al.
patent: 6885983 (2005-04-01), Ho et al.
patent: 7076712 (2006-07-01), Prasad et al.
patent: 7149987 (2006-12-01), Zhu et al.
patent: 7246331 (2007-07-01), Ward
Jain Alok
Prakash Ravi
Ravi Kavita
Singh Vinaya Kumar
Cadence Design Systems Inc.
Rosenberg , Klein & Lee
Siek Vuthe
LandOfFree
Design optimization using approximate reachability analysis does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Design optimization using approximate reachability analysis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design optimization using approximate reachability analysis will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3966887