Design methodology for merging programmable logic into a...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000, C716S030000, C716S030000, C326S044000

Reexamination Certificate

active

06857110

ABSTRACT:
A programmable logic core (PLC) can be integrated into custom ICs such as ASICs and SOCs using a unique design methodology. For example, the methodology can incorporate the PLC into the entire ASIC design process from chip level RTL to final tape-out and resolve issues ranging from RTL guidelines through to sub-micron signal integrity. The post-manufacture programming flow is considered up-front during the ASIC flow and tools ensure successful programming in the field environment for the lifetime of the product. An example PLC architecture for integration into a custom IC includes a Multi Scale Array (MSA) that consists of an array of configurable ALUs and is implemented as a hard macro, an Application Circuit Interface (ACI) that provides signal interface between the MSA and application circuitry and is included in the same hard macro, and a PLC Adapter that initiates and loads the PLC configuration data and interfaces that is implemented as a soft-macro.

REFERENCES:
patent: 5300831 (1994-04-01), Pham et al.
patent: 5426744 (1995-06-01), Sawase et al.
patent: 5727173 (1998-03-01), Rupp
patent: 5784636 (1998-07-01), Rupp
patent: 5991907 (1999-11-01), Stroud et al.
patent: 6044481 (2000-03-01), Kornachuk et al.
patent: 6052773 (2000-04-01), DeHon et al.
patent: 6260182 (2001-07-01), Mohan et al.
patent: 6282633 (2001-08-01), Killian et al.
patent: 6292388 (2001-09-01), Camarota
patent: 6377912 (2002-04-01), Sample et al.
patent: 6418045 (2002-07-01), Camarota
patent: 6426648 (2002-07-01), Rupp
patent: 6477683 (2002-11-01), Killian et al.
patent: 6477697 (2002-11-01), Killian et al.
patent: 6550042 (2003-04-01), Dave
patent: 20010047509 (2001-11-01), Mason et al.
patent: 20010049816 (2001-12-01), Rupp
U.S. patent application Ser. No. 09/475,400, Rupp, Multi-Scale Programmable Array, filed Dec. 30, 1999.
U.S. patent application Ser. No. 09/883,976, Rupp, Multi-Scale Programmable Array, filed Jun. 19, 2001.
John Hesketh, “The Programmable Logic Core: Enabling the configurable System-On-a-Chip”, Technical Presentation by LSI Logic Corporation, presented Jan. 30, 2001 in US.
John Hesketh, “The Programmable Logic Core: Enabling the configurable System-On-a-Chip”, Technical Presentation by LSI Logic Corporation, presented Jan. 30, 2001in US.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Design methodology for merging programmable logic into a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Design methodology for merging programmable logic into a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design methodology for merging programmable logic into a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3497648

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.