Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-09-06
2005-09-06
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06941540
ABSTRACT:
A gate array design method is disclosed for an integrated circuit whose core region is divided into a plurality of areas, each of which includes sequential circuit sites. The method is composed of providing a netlist and a site array data, allocating each of multi-phase clock signals used in the integrated circuit to each of the plurality of areas to produce an allocation data representative of an association of the multi-phase clock signals to the plurality of areas, modifying the site array data based on said allocation data, modifying the netlist to allow the netlist to correspond to the modified site array data, and placing and routing the integrated circuit based on the modified netlist and site array data. The site array data is modified to allow each of the plurality of areas to include sequential circuit cells which are provided with a same one of the multi-phase clock signals.
REFERENCES:
patent: 5864487 (1999-01-01), Merryman et al.
patent: 2003/0051221 (2003-03-01), Mizuno et al.
patent: 60188397 (1994-07-01), None
patent: 2001-53233 (2001-02-01), None
patent: 2001-259136 (2001-08-01), None
R. Andrew et al., Multiphase Synchronous Circuits for Low Power Performance,Microelectronics Journal1998,29:105-111, Elsevier Science Limited, Great Britain.
M. Swinnen et al., “Timing Issues Related to the Automated Placement of High Performance ASICs,” Proceedings 4thAnnual IEEE International, 1991, XP010048530, pp. P14-6-1 through P14-6-4.
Y. Tamiya et al., “LP Based Cell Selection with Constraints of Timing, Area, and Power Consumption,” IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, 1994, XP010252166 pp. 378-381.
K. Zhu et al., “Clock Skew Minimization During FPGA Placement, ” Proceedings of the 31stAnnual Conference on Design Automation Conference, XP002252884, pp. 232-237.
S. Zimmermann et al., “A Formal Approach to Pipeline Optimization in Synthesis of Digital Signal Processors with Fine Grain Parallelism,” Circuits and System—1994 IEEE International Symposium, XP010143013, pp. 325-328.
Patent Abstracts of Japan, vol. 018, No. 531, 1994, Abstract.
Bowers Brandon
Foley & Lardner LLP
NEC Electronics Corporation
Siek Vuthe
LandOfFree
Design method for gate array integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Design method for gate array integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design method for gate array integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3431869