Design method and apparatus for a semiconductor integrated...

Details Design method and apparatus for a semiconductor integrated... Design method and apparatus for a semiconductor integrated...

2006-09-12

2006-09-12

Thompson, A. M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C703S020000

Reexamination Certificate

active

07107569

ABSTRACT:
A functional block for verifying correct interface operation of any functional block is generated from interface description and installed on a LSI chip. To accomplish this, from the interface description, hardware description of a synthesizable interface checker is generated. Means for selecting interface functions to be checked is provided, thereby making it possible to reduce the overhead of circuits to be installed on the LSI.

REFERENCES:
patent: 5453936 (1995-09-01), Kurosawa
patent: 5493507 (1996-02-01), Shinde et al.
patent: 5953519 (1999-09-01), Fura
patent: 5963454 (1999-10-01), Dockser
patent: 6675310 (2004-01-01), Bloom et al.
patent: 6678645 (2004-01-01), Rajsuman et al.
patent: 2000-123064 (1998-10-01), None

Affiliated with

Also associated with

Rating

Design method and apparatus for a semiconductor integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Design method and apparatus for a semiconductor integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design method and apparatus for a semiconductor integrated... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3529315