Design-manufacturing interface via a unified model

Details Design-manufacturing interface via a unified model Design-manufacturing interface via a unified model

2006-12-26

2006-12-26

Garbowski, Leigh M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07155689

ABSTRACT:
Subtleties of advanced fabrication processes and nano-scale phenomena associated with integrated circuit miniaturization have exposed the insufficiencies of design rules. Such inadequacies have adverse impact on all parts of the integrated circuit creation flow where design rules are used. In addition, segregation of the various layout data modification steps required for deep sub-micrometer manufacturing are resulting in slack and inefficiencies. This invention describes methods to improve integrated circuit creation via the use of a unified model of fabrication processes and circuit elements that can complement or replace design rules. By capturing the interdependence among fabrication processes and circuit elements, the unified model enables efficient layout generation, resulting in better integrated circuits.

REFERENCES:
patent: 6904587 (2005-06-01), Tsai et al.
patent: 2003/0229875 (2003-12-01), Smith et al.
patent: 2004/0121495 (2004-06-01), Sonderman et al.
patent: 2004/0126672 (2004-07-01), Li
Smith, Taber H., et al., “A CMP Model Combining Density and Time Dependencies,” Proc. CMP-MIC, Santa Clara, CA Feb. 1999 8 pages.
Strolenberg, Chris W., et al., “Stay Away from Minimum Design-Rule Values,” ACM SIGDA CD-ROM Project, Mar. 27-30, 2000, 2 pages.
Grobman, W., et al., “Reticle Enhancement Technology: Implications and Challenges for Physical Design,”DAC 1001, Jun. 18-22, 2001, Las Vegas, NV, 6 pages.
Gold, Spencer M., et al., “A Quantitative Approach to Nonlinear Process Design Rule Scaling,” Proceedings of Advanced Research in VLSI, Mar. 21-24, 1999, pp. 99-112.
Doong, Kelvin Y., et al., “Scaling Variance, Invariance and Prediction of Design Rule: From 0.25-um to 0.10-um Nodes inthe Era of Foundry Manufacturing,” IEEE, 2001, 38-42.
Crepeau, J., et al., “Some Results on Yield and Local Design Rule Relaxation,” IEEE 1993, 144-151.
Tian, Ruiqi, et al., “Model-Based Dummy Feature Placement for Oxide Chemical-Mechanical Polishing Manufacturability,” DAC 2000, Los Angeles, CA 4 pages.
Rieger, Michael L., et al., “Layout Design Methodologies for Sub-Wavelength Manufacturing,” DAC 2001, Jun. 18-22, 2001 Las Vegas, NV 4 pages.
Jeppson, Kjell O., et al., “Formal Definitions of Edge-Based Geometric Design Rules,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 120(1) Jan. 1993, 59-69.
Tu Wien, “An Introduction to the ASIC Technology and Design Flow,” ICT Institute of Computer TEchnology, Feb. 26, 2003, 29 pages.
MOSIS Scalable CMOS (SCMOS) Design Rules (Revision 8.0), MOSIS, Marina Del Rey, CA Apr. 25, 2003, 51 pages.
Frerichs, M.R., “Precise Extraction of Ultra Deep Submicron Interconnect Parasitics with Parameterized 3D-Modeling,” Proceedings of the 2001 conference on Asia South Pacific design automation, Yokohama, Japan, 50-56.
Schellenberg, F.M., et al., “Adoption of OPC and the Impact on Design and Layout,” DAC 2001, Jun. 18-22, 2001, Las Vegas, NV, 4 pages.
Crepeau, J. et al., “Some Results on Yield and Local Design Rule Relaxation,” IEEE 1993, 144-151.
Doong, Kelvin Y. et al., “Scaling Variance, Invariance and Prediction of Design Rule: From 0.25-um to 0.10-um Nodes in the Era of Foundry Manufacturing,” IEEE, 2001, 38-42.
Gold, Spencer M. et al., “A Quantitative Approach to Nonlinear Process Design Rule Scaling,” Proceedings of Advanced Research in VLSI, Mar. 21-24, 1999, pp. 99-112.
Grobman, W. et al., “Reticle Enhancement Technology: Implications and Challenges for Physical Design,” DAC 1001, Jun. 18-22, 2001, Las Vegas, NV, 6 pages.
Jeppson, Kjell O. et al., “Formal Definitions of Edge-Baed Geometric Design Rules,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 120(1) Jan. 1993, 56-59.
Rieger, Michael L. et al., “Layout Design Methodologies for Sub-Wavelength Manufacturing,” DAC 2001, Jun. 18-22, 2001, Las Vegas, NV, 4 pages.
Smith, Taber H. et al., “A CMP Model Combining Density and Time Dependencies,” Proc. CMP-MIC, Santa Clara, CA, Feb. 1999, 8 pages.
Strolenberg, Chris W. et al., “Stay Away from Minimum Design-Rule Values,” ACM SIGDA CD-ROM Project, Mar. 27-30, 2000, 2 pages.
Tian, Ruiqi et al., “Model-Based Dummy Feature Placement for Oxide Chemical-Mechanical Polishing Manufacturability,” DAC 2000, Los Angeles, CA, 4 pages.
Wien, Tu, “An Introduction to the ASIC Technology and Design Flow,” ICT Institute of Computer Technology, Feb. 26, 2003, 29 pages.
Chemical Mechanical Polishing (CMP), date unknown, 13 pages.
Woodie, D., Chemical Mechanical Polishing Primer, Cornell Nanfoabrication Facility, date unknown, 14 pages.
Notification of International Search Report and Written Opinion, PCT/US04/33092, Aug. 4, 2006, 7 pages.

Affiliated with

Also associated with

Rating

Design-manufacturing interface via a unified model does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Design-manufacturing interface via a unified model, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design-manufacturing interface via a unified model will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3699592