Design file templates for implementation of logic designs

Details Design file templates for implementation of logic designs Design file templates for implementation of logic designs

1997-10-27

2000-09-19

Lintz, Paul R.

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

716 18, G06F 1750

Patent

active

061205508

ABSTRACT:
A method is described herein for generating a design file corresponding to a design entity in a logic design. An input and an output are specified for the design entity. A design file type is specified. The design file is created and a design file template corresponding to the design file type is copied into the design file. The design file template includes formatting corresponding to the design file type. The input and the output are instantiated in the design file. The designer may then completely specify the design entity in the design file.

REFERENCES:
patent: 4768087 (1988-08-01), Taub et al.
patent: 4916738 (1990-04-01), Chandra et al.
patent: 5008814 (1991-04-01), Mathur
patent: 5050091 (1991-09-01), Rubin
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5155836 (1992-10-01), Jordan et al.
patent: 5155837 (1992-10-01), Liu et al.
patent: 5206939 (1993-04-01), Yanai et al.
patent: 5220512 (1993-06-01), Watkins et al.
patent: 5278769 (1994-01-01), Bair et al.
patent: 5301318 (1994-04-01), Mittal
patent: 5335320 (1994-08-01), Iwata et al.
patent: 5367468 (1994-11-01), Fukusawa et al.
patent: 5418728 (1995-05-01), Yada
patent: 5422833 (1995-06-01), Kelem et al.
patent: 5423023 (1995-06-01), Batch et al.
patent: 5436849 (1995-07-01), Drumm
patent: 5442790 (1995-08-01), Nosenchuck
patent: 5463563 (1995-10-01), Bair et al.
patent: 5499192 (1996-03-01), Knapp et al.
patent: 5513124 (1996-04-01), Trimberger et al.
patent: 5524253 (1996-06-01), Pham et al.
patent: 5526517 (1996-06-01), Jones et al.
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 5572436 (1996-11-01), Dangelo et al.
patent: 5572437 (1996-11-01), Rostoker et al.
patent: 5574655 (1996-11-01), Knapp et al.
patent: 5594657 (1997-01-01), Cantone et al.
patent: 5623418 (1997-04-01), Rostoker et al.
patent: 5625565 (1997-04-01), Van Dyke
patent: 5652874 (1997-07-01), Upson et al.
patent: 5661660 (1997-08-01), Freidin
patent: 5673198 (1997-09-01), Lawman et al.
patent: 5691912 (1997-11-01), Duncan
patent: 5696454 (1997-12-01), Trimberger
patent: 5715387 (1998-02-01), Barnstijn et al.
patent: 5721912 (1998-02-01), Stepczyk et al.
patent: 5737234 (1998-04-01), Seidel et al.
patent: 5745748 (1998-04-01), Ahmad et al.
patent: 5761079 (1998-06-01), Drumm
patent: 5790416 (1998-08-01), Norton et al.
patent: 5801958 (1998-09-01), Dangelo et al.
patent: 5805861 (1998-09-01), Gilbert et al.
patent: 5809145 (1998-09-01), Slik et al.
patent: 5812847 (1998-09-01), Joshi et al.
patent: 5819072 (1998-10-01), Bushard et al.
patent: 5848263 (1998-12-01), Oshikiri
patent: 5850348 (1998-12-01), Berman
patent: 5867691 (1999-02-01), Shiraishi
patent: 5870308 (1999-02-01), Dangelo et al.
patent: 5878225 (1999-03-01), Bilansky et al.
patent: 5896521 (1999-04-01), Shackleford et al.
patent: 5901066 (1999-05-01), Hong
patent: 5903475 (1999-05-01), Gupte et al.
patent: 5909545 (1999-06-01), Frese et al.
patent: 5983277 (1999-11-01), Heile et al.
Summit Design Inc., "Visual HDL for Verilog Short Course," Sep. 19, 1996, pp. 1-167, IEEE.
Riley et al., "An Instance of the Application Download Pattern: The SPAIDS Software Loader/Verifier Domain Analysis and Implementation," ACM 1997, pp. 273-278.
Spang, III et al., "The BEACON block-diagram environment," World Congress of the International Federation of Automatic Control, vol. 2, Robust Control, Design and Software, Jul 18, 1993, pp. 749-754.
Rimvall et al., "An Open Architecture for Automatic Code Generation Using the BEACON CACE Environment," Proceedings of IEEE/IFAC Joint Symposium on Computer-Aided Control System Design, Mar. 7, 1994, pp. 315-320.
Girardi et al., "A Register Transfer Level Schematic Editor and Simulator Interface," CSELT Technical Reports, vol. 13, No. 6, Nov. 1985, pp. 403-409.
Heinkel and Glauert, "An Approach for a Dynamic Generation/Validation System for the Functional Simulation Considering Timing Constraints," Proceedings of IEEE/Institute for Computer-Aided Circuit Design, Mar. 11, 1996, pp. 302-306.
Bershad et al., "Lightweight Remote Procedure Call," ACM Transactions on Computer Systems, 8:1, pp. 37-55. (1990).
Ganguly, et al., "HSIM1 and HSIM2: Object Oriented Algorithms for VHDL Simulation," Proceedings of the Seventh Intl. Conf. on VLSI Design, pp. 175-178 (1994).
Gavish et al., "Dynamic File Migration in Distributed Computer Systems," Communications of the ACM, 33:2, pp. 177-189 (1990).
Iftode, et al., "Shared Virtual Memory with Automatic Update Support,"ICS ACM, pp. 175-183 (1999).
Keleher, "Tapeworm: High-Level Abstractions Shared Accesses,"USENIX Association OSDI, pp. 201-214 (1999).
Maurer, "Efficient Simulatiion for Hierarchical and Partitioned Circuits," Proceedings of the Twelfth Int. Conf. on VLSI Design, pp. 236-241 (1999).

Affiliated with

Also associated with

Rating

Design file templates for implementation of logic designs does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Design file templates for implementation of logic designs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design file templates for implementation of logic designs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1068076