Deserializer, related method, and clock frequency divider

Details Deserializer, related method, and clock frequency divider Deserializer, related method, and clock frequency divider

2008-01-10

2009-12-01

JeanPierre, Peguy (Department: 2819)

Coded data generation or conversion

Digital code to digital code converters

Parallel to serial

C341S100000

Reexamination Certificate

active

07626523

ABSTRACT:
A deserializer and method for deserializing data are disclosed. The method includes converting data from a serial data domain to a parallel data domain, detecting a comma related to the parallel data while the data is in the serial data domain, wherein conversion of the data from the serial data domain to the parallel data domain is made in relation to detection of the comma.

REFERENCES:
patent: 6535527 (2003-03-01), Duffy
patent: 6594275 (2003-07-01), Schneider
patent: 6862296 (2005-03-01), Desai
patent: 7005898 (2006-02-01), Tam et al.
patent: 7039787 (2006-05-01), Venkata et al.
patent: 7457323 (2008-11-01), Kawashima
patent: 2006/0050819 (2006-03-01), Van Houdt et al.
patent: 2006/0109929 (2006-05-01), Tripathi
patent: 2006/0227916 (2006-10-01), Masui et al.
patent: 2004135337 (2004-04-01), None

Affiliated with

Also associated with

Rating

Deserializer, related method, and clock frequency divider does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Deserializer, related method, and clock frequency divider, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deserializer, related method, and clock frequency divider will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4057638