Derivation of circuit block constraints

Details Derivation of circuit block constraints Derivation of circuit block constraints

2006-05-02

2006-05-02

Garbowski, Leigh M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C703S013000

Reexamination Certificate

active

07039883

ABSTRACT:
A design tool for generating circuit block constraints from a design environment. The design tool derives a fan-in cone function for each block input of a circuit block of a design. The fan-in cone function may include fan-in cone variables and block input variables. The fan-in cone functions are conjoined into a circuit block constraint functions. The circuit block constraint function is quantified to provide circuit block constraints. These constraints may be used in design verification (e.g. equivalence checking) and/or circuit analysis (e.g. timing rule generation).

REFERENCES:
patent: 6301687 (2001-10-01), Jain et al.
patent: 6378112 (2002-04-01), Martin et al.
patent: 6792581 (2004-09-01), Moondanos et al.
patent: 6931611 (2005-08-01), Martin et al.
Chen et al., “Parallel Construction Algorithms for BDDs,” Proc. 1999 IEEE Int'l Symposium on Circuits & Systems, pp. 318-322.
Wang et al., “Automatic Generation of Assertions for Formal Verification of PowerPC Microprocessor Arrays Using Symbolic Trajectory Evaluation,” 1998 ACM Design Automation Conference, pp. 534-537.
Yeh et al., “Variable ordering for ordered binary decision diagrams by a divide-and-conquer approach,” IEE Proc.-Comput. Digit. Tech., vol. 144, No. 5, Sep. 1997, pp. 261-266.
Zeng et al., “A Fault Partitioning Method in Parallel Test Generation for Large Scale VLSI Circuits,” 1999 8thAsian Test Symposium, pp. 133-137.
Burch et al., “Sequential Circuit Verification Using Symbolic Model Checking,”27th ACM/IEEE Design Automation Conference, 1990, Paper 3.2, pp. 46-51.
Cabodi et al., “Symbolic FMS Traversals Based on the Transition Relation,”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, No. 5, May 1997, pp. 448-457.
Touati et al., “Implicit State Enumeration of Finite State Machines using BDD's,”IEEE ICCAD, Nov. 1990, pp. 130-133.

Affiliated with

Also associated with

Rating

Derivation of circuit block constraints does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Derivation of circuit block constraints, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Derivation of circuit block constraints will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3613498