Depopulated programmable logic array

Details Depopulated programmable logic array Depopulated programmable logic array

2006-05-30

2006-05-30

Nguyen, Linh My (Department: 2816)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07055125

ABSTRACT:
A programmable logic array (PLA) in accordance with the invention achieves a maximum amount of depopulation of programmable connections while still implementing a logic function and maintaining flexibility for future reprogramming. In addition, a PLA in accordance with the invention can be built so that no matter what functionality is programmed, performance characteristics for the device are maintained. Further, a PLA in accordance with the invention does not require a regular array structure.

REFERENCES:
patent: 4761768 (1988-08-01), Turner et al.
patent: 5425036 (1995-06-01), Liu et al.
patent: 5426738 (1995-06-01), Hsieh et al.
patent: 5426769 (1995-06-01), Pawloski
patent: 5450608 (1995-09-01), Steele
patent: 5543732 (1996-08-01), McClintock et al.
patent: 5566127 (1996-10-01), Hoshizaki
patent: 5572148 (1996-11-01), Lytle et al.
patent: 5646545 (1997-07-01), Trimberger et al.
patent: 5670897 (1997-09-01), Kean
patent: 5708597 (1998-01-01), Kelem
patent: 5715197 (1998-02-01), Nance et al.
patent: 5732407 (1998-03-01), Mason et al.
patent: 5744980 (1998-04-01), McGowan et al.
patent: 5796269 (1998-08-01), New
patent: 5801547 (1998-09-01), Kean
patent: 5809281 (1998-09-01), Steele et al.
patent: 5821773 (1998-10-01), Norman et al.
patent: 5844854 (1998-12-01), Lee
patent: 5861761 (1999-01-01), Kean
patent: 5883852 (1999-03-01), Ghia et al.
patent: 5886538 (1999-03-01), New
patent: 5943488 (1999-08-01), Raza
patent: 6029236 (2000-02-01), Steele et al.
patent: 6071314 (2000-06-01), Baxter et al.
patent: 6075935 (2000-06-01), Ussery et al.
patent: 6167559 (2000-12-01), Furtek et al.
patent: 6178541 (2001-01-01), Joly et al.
patent: 6184710 (2001-02-01), Mendel
patent: 6216258 (2001-04-01), Mohan et al.
patent: 6260182 (2001-07-01), Mohan et al.
patent: 6263482 (2001-07-01), Schleicher
patent: 6263484 (2001-07-01), Yang
patent: 6266760 (2001-07-01), DeHon et al.
patent: 6301696 (2001-10-01), Lien et al.
patent: 6311316 (2001-10-01), Huggins et al.
patent: 6353331 (2002-03-01), Shimanek
patent: 0905906 (1999-03-01), None
patent: WO 90/13982 (1990-11-01), None
patent: WO 98/38741 (1998-09-01), None
patent: WO 99/56394 (1999-11-01), None
Matsumoto, C., LSI's SoC formula: FPGA plus ASICS, Electronic Times, 1999, n 1072, PG 1, Aug. 2, 1999.
Souza, C., Programmable core opens door to SOC market, Electronic Buyers News, 1999, N 1171, PG5 Aug. 2, 1999.
LSI Logic to pry open market with FPGA core, Electronic News, Jul. 29, 1999.
Luca Carloni, Computer Science 294-7 Lecture #20 Compute Blocks, www.cs.berkeley.edu, spring 1997.
Afonso G. Ferreira and Siang W. Song, Achieving Optimality for Gate Matrix Layout and PLA Folding: A Graph Theoretic Approach, inLatin '92, 1stLatin American Symposium on Theoretical Informatics, Sã{tilde over ( )}o Paulo, Brazil, Apr. 6-10, 1992 Proceedings, Simon, I. (Ed.), Springer-Verlag, Berlin, pp. 139-153.

Affiliated with

Also associated with

Rating

Depopulated programmable logic array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Depopulated programmable logic array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Depopulated programmable logic array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3561687