Dependency checking structure for a pair of caches which are acc

Details Dependency checking structure for a pair of caches which are acc Dependency checking structure for a pair of caches which are acc

1995-11-20

1998-07-28

Robertson, David L.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

G06F 1300

Patent

active

057874743

ABSTRACT:
A pair of caches having a dependency checking structure for accesses between them is provided. One of the pair of caches is accessed from the decode stage of the instruction processing pipeline, while the other is accessed from the execute stage. The dependency checking structure monitors for memory dependencies between accesses to each of the pair of caches. Memory accesses may be performed earlier in the instruction processing pipeline than was previously achievable. Additionally, the dependency checking structure ensures that memory accesses receive the correct data by comparing accesses performed from each stage of the instruction processing pipeline to each other. In one embodiment, read and write dependency bits are stored by the cache which is accessed from the decode stage of the instruction processing pipeline. Decode stage accesses are recorded as a read or write by setting an associated dependency bit. When accesses are performed from the execute stage, the dependency bits are checked to determine if a dependency exists with respect to an access performed from the decode stage. Corrective actions are performed based on analysis of the dependency bits. Correct results are maintained for the cases in which dependencies exist by effectively forcing the accesses to occur in program order.

REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5471598 (1995-11-01), Quattromani et al.
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," BYTE, Jan. 1996, 4 pages.

Affiliated with

Also associated with

Rating

Dependency checking structure for a pair of caches which are acc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dependency checking structure for a pair of caches which are acc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dependency checking structure for a pair of caches which are acc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-35254