Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Patent
1995-03-30
1997-08-05
Niebling, John
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
257320, 438258, 438266, 438593, 438594, H01L 21265, H01L 218247
Patent
active
056542178
ABSTRACT:
Techniques of forming a flash EEPROM cell array with the size of individual cells being reduced, thereby increasing the number of cells which may be formed on a semiconductor substrate of a given size. Use of dielectric spacers in several steps of the process controls areas being etched or implanted with ions to something smaller than can be obtained by the highest resolution photolithography. Both split-channel and non-split-channel (no select transistor) types of memory cells are included. Example cells employ three polysilicon layers, having separate floating, control and erase gates. A technique of forming the memory cell gates with greater uniformity of conductivity level includes depositing undoped polysilicon and then using ion implantation to introduce the dopant. Field oxide is formed at an early stage in the process by CVD deposition and dry etching. The memory cell array and adjacent peripheral components are formed in a coordinated manner on a single integrated circuit chip.
REFERENCES:
patent: 4267632 (1981-05-01), Shappir
patent: 4849369 (1989-07-01), Jeuch et al.
patent: 5070032 (1991-12-01), Yuan et al.
patent: 5095344 (1992-03-01), Harari
patent: 5149666 (1992-09-01), Mikata et al.
patent: 5268318 (1993-12-01), Harari
patent: 5340760 (1994-08-01), Komori et al.
patent: 5343063 (1994-08-01), Yuan et al.
patent: 5492845 (1996-02-01), Fujimaki
patent: 5498558 (1996-03-01), Kapoor
patent: 5512505 (1996-04-01), Yuan et al.
Wolf et al., "Silicon Processing for the VLSI Era vol. 1: Process Technology", Lattice Press, pp. 28, 198 1986 month unknown.
Chien Henry
Harari Eliyahou
Samachisa Gheorghe
Yuan Jack H.
Booth Richard A.
Niebling John
SanDisk Corporation
LandOfFree
Dense flash EEPROM cell array and peripheral supporting circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dense flash EEPROM cell array and peripheral supporting circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dense flash EEPROM cell array and peripheral supporting circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1074465