Delay stage-interweaved analog DLL/PLL

Details Delay stage-interweaved analog DLL/PLL Delay stage-interweaved analog DLL/PLL

2008-10-16

2010-11-16

Nguyen, Viet Q (Department: 2827)

Static information storage and retrieval

Read/write circuit

Signals

C365S193000, C365S233110, C365S233100, C327S158000, C327S159000, C327S141000, C327S161000, C327S145000, C327S149000, C327S155000, C327S162000

Reexamination Certificate

active

07835205

ABSTRACT:
A methodology is disclosed that enables the delay stages of an analog delay locked loop (DLL) or phase locked loop (PLL) to be programmed according to the operating condition, which may depend on the frequency of the input reference clock. The resulting optimized delay stages allow for a broad frequency range of operation, fast locking time over a wide range of input clock frequencies, and a lower current consumption at high clock frequencies. Better performance is achieved by allowing the number of analog delay stages active during a given operation to be flexibly set. The deactivation or turning off of unused delay stages conserves power at higher frequencies. The high frequency range of operation is increased by using a flexible number of delay stages for various input clock frequencies. Because of the rules governing abstracts, this abstract should not be used to construe the claims.

REFERENCES:
patent: 4868522 (1989-09-01), Popat et al.
patent: 4994695 (1991-02-01), Bazes
patent: 5036230 (1991-07-01), Bazes
patent: 5184027 (1993-02-01), Masuda et al.
patent: 5410263 (1995-04-01), Waizman
patent: 5412311 (1995-05-01), Rothermel
patent: 5485490 (1996-01-01), Leung et al.
patent: 5515403 (1996-05-01), Sloan et al.
patent: 5587709 (1996-12-01), Jeong
patent: 5610954 (1997-03-01), Miyashita et al.
patent: 5642082 (1997-06-01), Jefferson
patent: 5684421 (1997-11-01), Chapman et al.
patent: 5799051 (1998-08-01), Leung et al.
patent: 5949260 (1999-09-01), Toda
patent: 5999576 (1999-12-01), Lee
patent: 6011732 (2000-01-01), Harrison et al.
patent: 6069508 (2000-05-01), Takai
patent: 6073259 (2000-06-01), Sartschev et al.
patent: 6088255 (2000-07-01), Matsuzaki et al.
patent: 6125364 (2000-09-01), Greef et al.
patent: 6157694 (2000-12-01), Larsson
patent: 6166572 (2000-12-01), Yamaoka
patent: 6166990 (2000-12-01), Ooishi et al.
patent: 6198689 (2001-03-01), Yamazaki et al.
patent: 6208183 (2001-03-01), Li et al.
patent: 6211714 (2001-04-01), Jeong
patent: 6232813 (2001-05-01), Lee
patent: 6242954 (2001-06-01), Taniguchi et al.
patent: 6247138 (2001-06-01), Tamura et al.
patent: 6265918 (2001-07-01), Toda
patent: 6304116 (2001-10-01), Yoon et al.
patent: 6310498 (2001-10-01), Larsson
patent: 6317381 (2001-11-01), Gans et al.
patent: 6333660 (2001-12-01), Taguchi et al.
patent: 6337590 (2002-01-01), Millar
patent: 6346839 (2002-02-01), Mnich
patent: 6366148 (2002-04-01), Kim
patent: 6369624 (2002-04-01), Wang et al.
patent: 6385126 (2002-05-01), Jung et al.
patent: 6424193 (2002-07-01), Hwang
patent: 6426662 (2002-07-01), Arcus
patent: 6445231 (2002-09-01), Baker et al.
patent: 6459319 (2002-10-01), Sako
patent: 6525615 (2003-02-01), Masenas et al.
patent: 6570456 (2003-05-01), Mano et al.
patent: 6621314 (2003-09-01), Krishnamurty
patent: 6677791 (2004-01-01), Okuda et al.
patent: RE38482 (2004-03-01), Leung et al.
patent: 6768356 (2004-07-01), Wu et al.
patent: 6771103 (2004-08-01), Watanabe et al.
patent: 6774690 (2004-08-01), Baker et al.
patent: 6779126 (2004-08-01), Lin et al.
patent: 6794912 (2004-09-01), Hirata et al.
patent: 6844761 (2005-01-01), Byun et al.
patent: 6845459 (2005-01-01), Lin
patent: 6867627 (2005-03-01), Murtagh
patent: 6912666 (2005-06-01), Lin
patent: 6914852 (2005-07-01), Choi
patent: 6937076 (2005-08-01), Gomm
patent: 6954511 (2005-10-01), Tachimori
patent: 6982579 (2006-01-01), Lee
patent: 6987409 (2006-01-01), Kim et al.
patent: 7010074 (2006-03-01), Nakamura
patent: 7073098 (2006-07-01), Kozaki
patent: 7098714 (2006-08-01), Lin
patent: 7138845 (2006-11-01), Lin
patent: 7149145 (2006-12-01), Kim et al.
patent: 7190755 (2007-03-01), Sung et al.
patent: 7242733 (2007-07-01), Iwata
patent: 7271634 (2007-09-01), Daga et al.
patent: 7282972 (2007-10-01), Lin
patent: 7382678 (2008-06-01), Kim et al.
patent: 7447106 (2008-11-01), Kim et al.
patent: 7489568 (2009-02-01), Kim et al.
patent: 2002/0180501 (2002-12-01), Baker et al.
patent: 2004/0125905 (2004-07-01), Vlasenko et al.
patent: 2005/0050375 (2005-03-01), Novak et al.
patent: 2001-285266 (2001-10-01), None
patent: 2002094373 (2002-03-01), None
John G. Maneatis, Low-Jitter Process-Independant DLL and PLL Based on Self-Biased Techniques, IEEE Journal, Nov. 1996, 1723-1732, vol. 31, No. 11.

Affiliated with

Also associated with

Rating

Delay stage-interweaved analog DLL/PLL does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay stage-interweaved analog DLL/PLL, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay stage-interweaved analog DLL/PLL will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4176639