Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1994-12-01
1997-01-21
Chin, Stephen
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
375377, 330253, 330261, 330277, 327287, 327288, H03D 324
Patent
active
055966101
ABSTRACT:
A delay stage for a ring oscillator supplies a first output signal and a second output signal. Each of the first and second output signals has a peak-to-peak voltage swing. The first and second output signals are complementary to each other. The delay stage includes a differential amplifier for generating the first output signal and the second output signal and a voltage clamping circuit for limiting the peak-to-peak voltage swing of the first and second output signals. The voltage clamping circuit is coupled between the first output signal and the second output signal. The differential amplifier includes a first NMOS transistor and a second NMOS transistor for generating the first and second output signals. The differential amplifier also includes a first PMOS transistor and a second PMOS transistor coupled to (1) the first and second NMOS transistors and (2) the voltage clamping circuit for providing bias currents to the first and second NMOS transistors.
REFERENCES:
patent: 4099266 (1978-07-01), Biggers
patent: 4247817 (1981-01-01), Heller
patent: 4481625 (1984-11-01), Roberts et al.
patent: 4519034 (1985-05-01), Smith et al.
patent: 4600943 (1986-07-01), Tanabe
patent: 4785394 (1988-11-01), Fischer
patent: 4808944 (1989-02-01), Taylor
patent: 4811202 (1989-03-01), Schabowski
patent: 4841551 (1989-07-01), Avaneas
patent: 4859970 (1989-08-01), Matsuo et al.
patent: 4860198 (1989-08-01), Takenaka
patent: 4888729 (1989-12-01), Nelson
patent: 4893095 (1990-01-01), Thommen
patent: 5010303 (1991-04-01), Braun
patent: 5036528 (1991-07-01), Costantino et al.
patent: 5095284 (1992-03-01), Mead
patent: 5142244 (1992-08-01), Glica et al.
patent: 5180994 (1993-01-01), Martin et al.
patent: 5182525 (1993-01-01), Theus
patent: 5191301 (1993-03-01), Mullgrav, Jr.
patent: 5198780 (1993-03-01), Kase
patent: 5206550 (1993-04-01), Mehta
patent: 5206609 (1993-04-01), Mijuskovic
patent: 5210236 (1993-05-01), Takayanagi
patent: 5239274 (1995-08-01), Chi
patent: 5245637 (1993-09-01), Gersbach et al.
patent: 5285173 (1994-02-01), Reynolds
patent: 5298870 (1994-05-01), Cytera et al.
patent: 5300898 (1994-07-01), Chen et al.
patent: 5446418 (1995-08-01), Hara et al.
Donald L. Schilling et al, Electronics Circuit 3rd edition, "Introduction to the Theory of Operation of the FET", p. 139, 1989.
Stanley G. Burns et al, Principles of Electronics Circuits, "Differential Amplifier with Active Loading", 1987, pp. 554-559.
Horowitz Mark A.
Leung Wingyu
Chin Stephen
Le Amanda T.
Rambus Inc.
LandOfFree
Delay stage circuitry for a ring oscillator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay stage circuitry for a ring oscillator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay stage circuitry for a ring oscillator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2330364