Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1996-09-12
1998-08-25
Vo, Don N.
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
375377, 330253, 330261, 330277, 327287, 327288, H03D 324
Patent
active
057990514
ABSTRACT:
A ring oscillator includes an even-numbered plurality of ring coupled delay stages. Each delay stage includes a differential amplifier, a voltage clamping circuit, and a current source. The differential amplifier receives first and second input signals from a preceding delay stage. The differential amplifier provides a first output signal and a complementary second output signal at first and second nodes, respectively. The voltage clamping circuit is coupled between the first and second nodes to limit a peak-to-peak voltage swing of each of the first and second output signals. The current source is coupled to the differential amplifier and varies a bias current in accordance with a delay bias voltage.
REFERENCES:
patent: 4099266 (1978-07-01), Biggers
patent: 4247817 (1981-01-01), Heller
patent: 4481625 (1984-11-01), Roberts et al.
patent: 4494021 (1985-01-01), Bell et al.
patent: 4519034 (1985-05-01), Smith et al.
patent: 4600943 (1986-07-01), Tanabe
patent: 4641048 (1987-02-01), Pollock
patent: 4785394 (1988-11-01), Fischer
patent: 4808944 (1989-02-01), Taylor
patent: 4811202 (1989-03-01), Schabowski
patent: 4815113 (1989-03-01), Ludwig et al.
patent: 4841551 (1989-06-01), Avaneas
patent: 4859970 (1989-08-01), Matsuo et al.
patent: 4860198 (1989-08-01), Takenaka
patent: 4888729 (1989-12-01), Nelson
patent: 4893095 (1990-01-01), Thommem
patent: 5010303 (1991-04-01), Braun
patent: 5036528 (1991-07-01), Costantino et al.
patent: 5095284 (1992-03-01), Mead
patent: 5142244 (1992-08-01), Glica et al.
patent: 5180994 (1993-01-01), Martin et al.
patent: 5182525 (1993-01-01), Theus
patent: 5191301 (1993-03-01), Mullgrav, Jr.
patent: 5198780 (1993-03-01), Kase
patent: 5206550 (1993-04-01), Mehta
patent: 5206609 (1993-04-01), Mijuskovic
patent: 5210236 (1993-05-01), Takayanagi
patent: 5220294 (1993-06-01), Ichikawa
patent: 5239274 (1993-08-01), Chi
patent: 5245637 (1993-09-01), Gersbach et al.
patent: 5285173 (1994-02-01), Reynolds
patent: 5298870 (1994-03-01), Cytera et al.
patent: 5300898 (1994-04-01), Chen et al.
patent: 5302920 (1994-04-01), Bitting
patent: 5446418 (1995-08-01), Hara et al.
patent: 5596610 (1997-01-01), Leung et al.
S. Khursheed Enam and Asad A. Abidi, "NMOS IC's for Clock and Data Regeneration in Gigabit-per-Second Optical-Fiber Receivers", IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992, pp. 1763-1774.
Burns, Stanley G., et al., "13.2: Differential Amplifier With Active Loading", Principles of Electric Circuits, Chapter 13: Operational Amplifier Circuitry, 1987, pp. 554-559.
Schilling,Donald L., et al., "Introduction of the Theory of Operation of the JFET", Electronics Circuit, Chapter 3: The Field-Effect Transistor, 1989, p. 139.
Horowitz Mark Alan
Leung Wingyu
Le Amanda T.
Rambus Inc.
Vo Don N.
LandOfFree
Delay stage circuitry for a ring oscillator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay stage circuitry for a ring oscillator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay stage circuitry for a ring oscillator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-41808