Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2006-12-29
2009-02-24
Tran, Andrew Q (Department: 2824)
Static information storage and retrieval
Read/write circuit
Signals
C365S189070, C365S189090, C365S230020, C365S233120, C365S233190, C365S228000
Reexamination Certificate
active
07495974
ABSTRACT:
A delay selection circuit for use in a semiconductor memory device prevents a tAA from increasing at a read operation due to a delayed command type of signal. The delay selection circuit includes a delay line unit, a power supply voltage detection unit and a path selection unit. The delay line unit has two delay lines for delaying a command type of signal by different delay amounts. The power supply voltage detection unit detects a voltage level of a power supply voltage. The path selection unit selects one of each output of the two delay lines according to an output of the power supply voltage detection unit.
REFERENCES:
patent: 6188616 (2001-02-01), Na
patent: 6335885 (2002-01-01), Shimizu
patent: 6456543 (2002-09-01), Lee
patent: 7148732 (2006-12-01), Kakuda et al.
patent: 7177207 (2007-02-01), Vernenker et al.
patent: 2006/0221749 (2006-10-01), Kwean
patent: 2007/0070766 (2007-03-01), Kim
patent: 0122108 (1997-09-01), None
patent: 1999-0065148 (1999-08-01), None
patent: 2001-0001153 (2001-01-01), None
patent: 10-2004-0092722 (2004-11-01), None
Blakely , Sokoloff, Taylor & Zafman LLP
Hynix / Semiconductor Inc.
Tran Andrew Q
LandOfFree
Delay selecting circuit for semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay selecting circuit for semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay selecting circuit for semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4114587