Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2005-08-30
2005-08-30
Phung, Anh (Department: 2824)
Static information storage and retrieval
Read/write circuit
Signals
C365S233100, C327S158000, C327S161000, C327S163000
Reexamination Certificate
active
06937530
ABSTRACT:
A delay locked loop (DLL) that applies an amount of delay to an external clock signal to generate multiple delayed signals. One of the delayed signals is selected as an internal clock signal. The multiple delayed signals have different delays in relation to the external clock signal. If a change in operating condition of the DLL occurs, such as a change in the supply voltage during an operational mode of the memory device such as an ACTIVE, a READ or a REFRESH mode, the DLL immediately selects another delayed signal among the multiple delayed signals as a new internal clock signal to compensate for the change before a phase detector of the DLL detects the change.
REFERENCES:
patent: 5287025 (1994-02-01), Nishimichi
patent: 5604775 (1997-02-01), Saitoh et al.
patent: 5717353 (1998-02-01), Fujimoto
patent: 5764714 (1998-06-01), Stansell et al.
patent: 5920518 (1999-07-01), Harrison et al.
patent: 5946244 (1999-08-01), Manning
patent: 5994934 (1999-11-01), Yoshimura et al.
patent: 5995441 (1999-11-01), Kato et al.
patent: 6011732 (2000-01-01), Harrison et al.
patent: 6100735 (2000-08-01), Lu
patent: 6137334 (2000-10-01), Miller, Jr. et al.
patent: 6150856 (2000-11-01), Morzano
patent: 6173432 (2001-01-01), Harrison
patent: 6177844 (2001-01-01), Sung et al.
patent: 6182236 (2001-01-01), Culley et al.
patent: 6184753 (2001-02-01), Ishimi et al.
patent: 6201424 (2001-03-01), Harrison
patent: 6215726 (2001-04-01), Kubo
patent: 6252443 (2001-06-01), Dortu et al.
patent: 6275079 (2001-08-01), Park
patent: 6289068 (2001-09-01), Hassoun et al.
patent: 6316976 (2001-11-01), Miller, Jr. et al.
patent: 6359482 (2002-03-01), Miller, Jr. et al.
patent: 6381194 (2002-04-01), Li
patent: 6388480 (2002-05-01), Stubbs
patent: 6392458 (2002-05-01), Miller
patent: 6404248 (2002-06-01), Yoneda
patent: 6424228 (2002-07-01), Ahn et al.
patent: 6437616 (2002-08-01), Antone et al.
patent: 6438060 (2002-08-01), Li
patent: 6446180 (2002-09-01), Li et al.
patent: 6448756 (2002-09-01), Loughmiller
patent: 6452431 (2002-09-01), Waldrop
patent: 6535043 (2003-03-01), Chen
patent: 6556489 (2003-04-01), Gomm et al.
patent: 6587534 (2003-07-01), Hassoun et al.
patent: 6605969 (2003-08-01), Mikhalev et al.
patent: 6636093 (2003-10-01), Stubbs et al.
patent: 6680874 (2004-01-01), Harrison
patent: 6876239 (2005-04-01), Bell
patent: 2002/0057119 (2002-05-01), Stubbs et al.
US 6,249,165, 6/2001, Harrison (withdrawn)
Hur J. H.
Phung Anh
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Delay locked loop “ACTIVE Command” reactor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay locked loop “ACTIVE Command” reactor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop “ACTIVE Command” reactor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3448879