Delay locked loop for an FPGA architecture

Details Delay locked loop for an FPGA architecture Delay locked loop for an FPGA architecture

2011-05-10

2011-05-10

Lee, Thomas (Department: 2116)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

C327S105000

Reexamination Certificate

active

07941685

ABSTRACT:
A DLL provides a deskew mode for aligning a reference clock that passes through a clock distribution tree to a feedback by adding additional delay to the feedback clock to align the feedback clock with reference clock at one cycle later. A 0 ns clock-to-out mode is provided by adding additional delay to account for an input buffer into a feedback path. The feedback clock can be doubled by a clock doubler with 50% duty cycle adjustment disposed in the feedback path. Flexible timing is aligning the reference clock to the feedback clock is obtained with additional delay elements disposed in the feedback and reference clock paths.

REFERENCES:
patent: 5666322 (1997-09-01), Conkle
patent: 5771264 (1998-06-01), Lane
patent: 5994934 (1999-11-01), Yoshimura et al.
patent: 6043677 (2000-03-01), Albu et al.
patent: 6111448 (2000-08-01), Shibayama
patent: 6181174 (2001-01-01), Fujieda et al.
patent: 6289068 (2001-09-01), Hassoun et al.
patent: 6292016 (2001-09-01), Jefferson et al.
patent: 6437650 (2002-08-01), Sung et al.
patent: 6580301 (2003-06-01), Moshe et al.
patent: 6718477 (2004-04-01), Plants et al.
patent: 6976185 (2005-12-01), Plants et al.
patent: 7171575 (2007-01-01), Plants et al.
patent: 7484113 (2009-01-01), Plants et al.
patent: 1 137 188 (2001-09-01), None
patent: 1 137 188 (2003-08-01), None
L. Ashby, “ASIC Clock Distribution using a Phase Locked Loop (PLL),”Proceedings Fourth Annual IEEE International ASIC Conference and Exhibit, pp. 6.1-6.3, Sep. 1991.
“AV9170 Clock Synchronizer and Multiplier” Integrated Circuit Systems, Inc., pp. 1-11, Sep. 24, 1999.
AV9170 Application Note: “Clock Synchronizer and Multiplier,” Integrated Circuit Systems, Inc., pp. 1-7.
Uming Ko et al., “A 30-ps JITTER, 3.6 us Locking, 3.3-Volt Digital PLL for CMOS Gate Arrays,” IEEE 1993 Custom Integrated Circuits Conference, pp. 23.3.1-23.3.4, Conf. Date: May 9-12, 1993.
A. Efendovich et al., “Multi-Frequency Zero-Jitter Delay-Locked Loop,” IEEE 1993 Custom Integrated Circuits Conference, pp. 27.1.1-27.1.4, Conf Date: May 9-12, 1993.
R. Quinnell, “Blending gate arrays with dedicated circuits sweetens ASIC development,” EDN, pp. 29-32, Mar. 31, 1994.
J. Chen, “PLL-based clock systems span the system spectrum from green PCs to Alpha,” EDN, pp. 147-155, Nov. 9, 1995.
P. Sevalia, “Straightforward techniques cut jitter in PLL-based clock drivers,” EDN, pp. 119-125, Nov. 23, 1995.
D. Bursky, “Memories Hit New Highs and Clocks Run Jitter-Free,” Electronic Design, pp. 79-93, Feb. 19, 1996.

Affiliated with

Also associated with

Rating

Delay locked loop for an FPGA architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay locked loop for an FPGA architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop for an FPGA architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2626184