Delay locked loop circuitry for clock delay adjustment

Details Delay locked loop circuitry for clock delay adjustment Delay locked loop circuitry for clock delay adjustment

2006-05-02

2006-05-02

Kim, Kevin (Department: 2638)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

Reexamination Certificate

active

07039147

ABSTRACT:
Delay locked loop circuitry for generating a predetermined phase relationship between a pair of clocks. A first delay-locked loop includes a delay elements arranged in a chain, the chain receiving an input clock and generating, from each delay element, a set of phase vectors, each shifted a unit delay from the adjacent vector. The first delay-locked loop adjusts the unit delays in the delay chain using a delay adjustment signal so that the phase vectors span a predetermined phase shift of the input clock. A second delay-locked loop selects, from the first delay-locked loop, a pair of phase vectors which brackets the phase of an input clock. A phase interpolator receives the selected pair of vectors and generates an output clock and a delayed output clock, the amount of the delay being controlled by the delay adjustment signal of the first delay-locked loop circuitry. A phase detector compares the delayed output clock with the input clock and adjusts the phase interpolator, based on the phase comparison, so that the phase of the delayed output clock is in phase with the input clock. As a result, there is a predetermined phase relationship between the output clock and the input clock, the phase relationship being the amount of delay between the output clock and the delayed output clock. Different phase relationships between the input and output clock are possible depending on the number of unit delays used in the path of the, delayed output clock or the output clock.

REFERENCES:
patent: 4338569 (1982-07-01), Petrich
patent: 4447675 (1984-05-01), Arntsen et al.
patent: 4618788 (1986-10-01), Backes et al.
patent: 4833695 (1989-05-01), Greub
patent: 4884041 (1989-11-01), Walker
patent: 5126691 (1992-06-01), Mijuskovic et al.
patent: 5180994 (1993-01-01), Martin et al.
patent: 5216302 (1993-06-01), Tanizawa
patent: 5399995 (1995-03-01), Kardontchik et al.
patent: 5412697 (1995-05-01), Van Brunt et al.
patent: 5451894 (1995-09-01), Guo
patent: 5485490 (1996-01-01), Leung et al.
patent: 5513327 (1996-04-01), Farmwald et al.
patent: 5532633 (1996-07-01), Kawai
patent: 5534805 (1996-07-01), Miyazaki et al.
patent: 5550783 (1996-08-01), Stephens, Jr. et al.
patent: 5570054 (1996-10-01), Takla
patent: 5600678 (1997-02-01), Petranovich et al.
patent: 5614855 (1997-03-01), Lee et al.
patent: 5619541 (1997-04-01), Van Brunt et al.
patent: 5633608 (1997-05-01), Danger
patent: 5661419 (1997-08-01), Bhagwan
patent: 5677644 (1997-10-01), Silverbrook et al.
patent: 5712883 (1998-01-01), Miller et al.
patent: 5712884 (1998-01-01), Jeong
patent: 5719515 (1998-02-01), Danger
patent: 5727037 (1998-03-01), Maneatis
patent: 5764092 (1998-06-01), Wada et al.
patent: 5789958 (1998-08-01), Chapman et al.
patent: 5799051 (1998-08-01), Leung et al.
patent: 5881295 (1999-03-01), Iwata
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6282253 (2001-08-01), Fahrenbruch
patent: 6539072 (2003-03-01), Donnelly et al.
patent: 0 116 669 (1984-08-01), None
patent: 0 306 662 (1989-03-01), None
patent: 0 645 888 (1995-03-01), None
patent: WO 95/22206 (1995-08-01), None
patent: WO 96/03808 (1996-02-01), None
Lee et al., “A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM”,IEEE Journal of Solid-State Circuits, 29(12):1491-1496 (1994).
Tanoi et al., “A 250-622 MHz Deskew and Jitter-Suppressed Clock Buffer Using Two-Loop Architecture”,IEEE Journal of Solid-State Circuits, 31(4):487-493 (1996).
Supplementary European Search Report, dated Feb. 18, 2003, issued in co-pending European Application No. EP 98 90 6112.

Affiliated with

Also associated with

Rating

Delay locked loop circuitry for clock delay adjustment does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay locked loop circuitry for clock delay adjustment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop circuitry for clock delay adjustment will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3590496