Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2008-01-16
2010-02-02
Donovan, Lincoln (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S147000, C327S156000, C327S149000
Reexamination Certificate
active
07656207
ABSTRACT:
Provided are a DLL circuit having a coarse lock time adaptive to a frequency band of an external clock signal and a semiconductor memory device having the DLL circuit. The DLL circuit includes a delay circuit, a replica circuit, and a phase detector. The phase detector generates a first comparison signal used by the delay circuit to delay an external clock signal in units of a first cell delay time or a second comparison signal used by the delay circuit to delay the external clock signal in units of a second cell delay time. The DLL circuit delays the external clock signal by the cell delay time adaptive to the frequency band of the external clock signal, and thus can perform an accurate and rapid coarse lock operation for the entire frequency band.
REFERENCES:
patent: 6774690 (2004-08-01), Baker et al.
patent: 6803826 (2004-10-01), Gomm et al.
patent: 6847241 (2005-01-01), Nguyen et al.
patent: 6906566 (2005-06-01), Drexler
patent: 6959062 (2005-10-01), Stubbs
patent: 6986072 (2006-01-01), Nishio et al.
patent: 7035366 (2006-04-01), Tokutome et al.
patent: 7057431 (2006-06-01), Kwak
patent: 7057432 (2006-06-01), Yoo et al.
patent: 7274239 (2007-09-01), Lin
patent: 7421606 (2008-09-01), Kim
patent: 7459949 (2008-12-01), Mai
patent: 7468616 (2008-12-01), Kondapalli et al.
patent: 2003/0012321 (2003-01-01), Tokutome et al.
patent: 2003/0025540 (2003-02-01), Nishio et al.
patent: 2003/0219088 (2003-11-01), Kwak
patent: 2005/0195663 (2005-09-01), Kwak
patent: 2005/0262373 (2005-11-01), Kim
patent: 2006/0017480 (2006-01-01), Lin
patent: 2006/0273836 (2006-12-01), Lin
patent: 2008/0100357 (2008-05-01), Bae
patent: 2008/0136485 (2008-06-01), Takai et al.
patent: 2008/0136799 (2008-06-01), Nakamura
patent: 2008/0320325 (2008-12-01), Kim
patent: 2009/0028281 (2009-01-01), Chulwoo et al.
patent: 2009/0146716 (2009-06-01), Ide et al.
patent: 2003-32104 (2003-01-01), None
patent: 20030011677 (2003-02-01), None
patent: 20030090129 (2003-11-01), None
patent: 1020040093819 (2004-11-01), None
patent: 10-2005-0089474 (2005-09-01), None
Donovan Lincoln
Houston Adam D
Mills & Onello LLP
Samsung Electronics Co,. Ltd.
LandOfFree
Delay locked loop circuit having coarse lock time adaptive... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay locked loop circuit having coarse lock time adaptive..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop circuit having coarse lock time adaptive... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4229148