Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
1999-12-30
2004-08-10
Chin, Stephen (Department: 2634)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C709S241000
Reexamination Certificate
active
06775345
ABSTRACT:
FIELD OF THE INVENTION
The invention relates to delay locked loop-based circuits, and in particular to delay locked loop-based circuits in data communication.
BACKGROUND
Circuits using phase locked loop (PLL) are widely used in data communications. An example of such a circuit may be a data recovery circuit. A PLL based circuit may be generally sufficient where power dissipation is not an issue even though communication speeds are high. In certain circuits, the communication speeds may range from 1 MHz to 100 GHz. In general, however, circuits operating at high speeds are sensitive to power dissipation that results in the overheating of the circuits. In circuits where power conservation is an issue, power dissipation is also problematic.
One commonly used method of reducing power dissipation is to place the circuit in “sleep mode” when not in use. In the sleep mode, the circuit is temporarily shut down until reactivated which is generally referred to as “wake up”. For example, when no transmission is being received, the data recovery circuit places itself in a sleep mode. When a transmission is detected, the data recovery circuit wakes up to process the transmission. However, the PLL in the data recovery circuit generally requires a substantial acquisition time, perhaps in the order of 94 to 2000 cycles before the PLL can lock onto the incoming transmission. Therefore, to allow for the PLL lock, synchronizing signals of sufficient duration are transmitted before the actual transmission is transmitted. However, such synchronizing signals introduce latency to the overall data transfer speed, which is problematic in high-speed data communication. In one method, latency due to PLL acquisition time is minimized by transmitting synchronizing signals at predetermined intervals to the data recovery circuit during sleep mode thereby allowing the PLL to maintain lock. However, the transmitter circuit and the data recovery circuit are not fully in the sleep mode resulting in a constant power dissipation.
The PLL also has poor jitter tolerance in that being an analog device, which uses a voltage-controlled oscillator, the PLL inherently generates noise. Furthermore, the PLL of the data recovery circuit syncs with the transmitting clock to recover data. However, because the recovered data is not in sync with the recovery circuit clock, the data needs to be resynced using an additional re-timing circuit. As an additional problem, being an analog circuit, the PLL -based data recovery circuit is rather complicated and cannot be easily implemented in a CMOS fabrication process. Therefore, generally, two fabrication processes are performed. First, a CMOS fabrication process is performed to implement the digital circuits in the substrate. This is followed by a bipolar fabrication process to implement the analog circuits in the substrate. However, using two processes complicates the manufacturing process and is generally not cost efficient. In addition, PLL-based circuits are highly susceptible to the stray resistance and capacitance of the substrate. In many instances, the effects of the stray resistance and capacitance of the substrate are so severe that the characteristics of the original PLL design are altered. Thus, the PLL does not perform according to its specification. Due to this problem, the PLL design may not be readily scalable and may depend on the characteristics of the particular substrate in which the PLL is to be implemented.
Being an analog device and having additional circuitry such as a re-timing circuit, data recovery circuits based on PLL are generally large using large areas of the silicon substrate. Accordingly, it is desired to design a data communication circuit that does not require an analog circuitry like the PLL and overcomes the shortcomings described above.
SUMMARY
In accordance with the invention, there is disclosed an apparatus including a sampling circuit to generate sampling clocks from a local clock and the sampling clocks to sample incoming data and a quarter clock, a phase detector to detect a phase difference between a data transition in sampled data and the local clock, and a delay line adapted to delay the sampled data by the detected phase difference.
REFERENCES:
patent: 4926447 (1990-05-01), Corsetto et al.
patent: 5490282 (1996-02-01), Dreps et al.
patent: 5537068 (1996-07-01), Konno
patent: 5602884 (1997-02-01), Wieczorkiewicz et al.
patent: 5619148 (1997-04-01), Guo
patent: 5621774 (1997-04-01), Ishibashi et al.
patent: 5625649 (1997-04-01), Ishizu
patent: 5689533 (1997-11-01), Brauns et al.
patent: 5948083 (1999-09-01), Gervasi
patent: 6033441 (2000-03-01), Herbert
patent: 6075387 (2000-06-01), Urbansky
patent: 6271777 (2001-08-01), Lentine et al.
patent: 6483871 (2002-11-01), Dawe
patent: 6639956 (2003-10-01), Song
Chih-Kong Ken Yang, et al., “A 0/8-&mgr;m CMOS 2.5 Gb/s Oversampling Receiver and Transmitter for Serial Links”, IEEE Journal of Solid-State Circuits, vol. 31, No. 12, Dec. 1996 (pp. 2015-2023).
Chin Stephen
Williams Lawrence
LandOfFree
Delay locked loop based data recovery circuit for data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay locked loop based data recovery circuit for data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop based data recovery circuit for data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3299484