Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2007-12-28
2009-12-29
Nguyen, Viet Q (Department: 2827)
Static information storage and retrieval
Read/write circuit
Signals
C365S193000, C365S233100, C365S233120, C327S156000, C327S296000
Reexamination Certificate
active
07639552
ABSTRACT:
A semiconductor memory device is capable of controlling a delay locked loop appropriately based on operation modes, particularly in a fast power-down mode to reduce an amount of current maximally. The semiconductor memory device includes a delay-locked clock signal generating unit, a mode signal generating unit, and a delay locking control unit. The delay-locked clock signal generating unit performs a delay locking operation on a clock signal, thereby generating a delay-locked clock signal. The mode signal generating unit enables a fast precharge power-down mode signal in a fast precharge power-down mode. The delay locking control unit controls the delay-locked clock signal generating unit to be activated in a predetermined cycle in response to the fast precharge power-down mode signal.
REFERENCES:
patent: 6275086 (2001-08-01), Douchi et al.
patent: 6496443 (2002-12-01), Kim et al.
patent: 6525988 (2003-02-01), Ryu et al.
patent: 6836437 (2004-12-01), Li et al.
patent: 6839301 (2005-01-01), Lin et al.
patent: 7139210 (2006-11-01), Kwack et al.
patent: 7430143 (2008-09-01), Choi
patent: 7489170 (2009-02-01), Ku et al.
patent: 2004/0212406 (2004-10-01), Jung
patent: 2006/0020835 (2006-01-01), Samson et al.
patent: 2006/0221759 (2006-10-01), Smith et al.
patent: 2007/0069775 (2007-03-01), Ku et al.
patent: 2005-251370 (2005-09-01), None
patent: 10-2005-0041196 (2005-05-01), None
Korean Notice of Preliminary Rejection, with English Translation, issued in Korean Patent Application No. 10-2007-0030707 dated on May 16, 2008.
Hynix / Semiconductor Inc.
IP & T Law Firm PLC
Nguyen Viet Q
LandOfFree
Delay locked loop and semiconductor memory device with the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay locked loop and semiconductor memory device with the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop and semiconductor memory device with the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4130523