Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2002-10-08
2008-11-25
Odom, Curtis B (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C375S371000, C375S373000, C327S149000, C327S150000, C327S153000, C327S156000, C327S158000, C327S159000, C327S161000
Reexamination Certificate
active
07457392
ABSTRACT:
A delay locked loop includes a first delay device for obtaining a fine setting and a downstream-connected second delay device for obtaining a coarse setting of the delay time. The control signals for controlling the respective delay devices are provided by synchronization latches, which receive a clock obtained by the output signal of the first delay device for obtaining the fine setting. The delay locked loop enables a linear operating behavior at a high operating frequency and is particularly suitable when a differential embodiment of the two delay devices is used.
REFERENCES:
patent: 4789996 (1988-12-01), Butcher
patent: 5355097 (1994-10-01), Scott et al.
patent: 5359232 (1994-10-01), Eitrheim et al.
patent: 5465076 (1995-11-01), Yamauchi et al.
patent: 5604775 (1997-02-01), Saitoh et al.
patent: 5875219 (1999-02-01), Kim
patent: 6242954 (2001-06-01), Taniguchi et al.
patent: 6275555 (2001-08-01), Song
patent: 6329854 (2001-12-01), Lee et al.
patent: 6351167 (2002-02-01), Hein et al.
patent: 6456130 (2002-09-01), Schnell
patent: 6489823 (2002-12-01), Iwamoto
patent: 6774693 (2004-08-01), Carr
patent: 6795931 (2004-09-01), LaBerge
patent: 6930524 (2005-08-01), Drexler
patent: 2001/0000426 (2001-04-01), Sung et al.
patent: 2001/0050585 (2001-12-01), Carr
patent: 2003/0012322 (2003-01-01), Partsch et al.
patent: 43 27 116 (1994-03-01), None
patent: 199 12 967 (2000-03-01), None
patent: 199 30 167 (2001-01-01), None
patent: 101 30 122 (2003-01-01), None
Shigehiro Kuge et al.: “A 0.18 μm 256Mb DDR-SDRAM with Low-Cost Post-Mold-Tuning Method for DLL Replica”,2000 IEEE International Solid-State Circuits Conference, 4 pgs., Order No. 07803-5853-8/00.
Heyne Patrick
Miller Thomas
Weis Christian
Greenberg Laurence A.
Infineon - Technologies AG
Locher Ralph E.
Odom Curtis B
Stemer Werner H.
LandOfFree
Delay locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4025531