Delay lock loop circuit

Details Delay lock loop circuit Delay lock loop circuit

2005-02-22

2005-02-22

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S158000, C327S269000

Reexamination Certificate

active

06859078

ABSTRACT:
A delay lock loop circuit includes a reference loop for receiving an external clock signal and for generating a second output signal and a first output signal which includes a plurality of signals having different respective phases. A fine loop receives the external clock signal and the first output signal of the reference loop and generates an internal clock signal. A transition detecting circuit receives the second output signal of the reference loop and generates a protection signal by detecting a transition of the logic state of the second output signal of the reference loop. In response to the protection signal, the delay lock loop circuit in accordance with the present invention protects itself from an external clock signal that has a frequency that is out of the range of operable frequencies of the delay lock loop circuit, for example by disabling the entire circuit, or a portion of the circuit.

REFERENCES:
patent: 6047346 (2000-04-01), Lau et al.
patent: 6321282 (2001-11-01), Horowitz et al.
patent: 6469555 (2002-10-01), Lau et al.
patent: 6643787 (2003-11-01), Zerbe et al.

Affiliated with

Also associated with

Rating

Delay lock loop circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay lock loop circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay lock loop circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3449815