Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2007-08-07
2007-08-07
Kim, Kevin (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C327S122000, C327S147000
Reexamination Certificate
active
10441333
ABSTRACT:
A frequency extension circuit, consistent with certain embodiments of the present invention has a first delay line (108) having a plurality of taps. The delay line receives a reference clock at an input with a clock rate of FREF. A second delay line (104, 150) also receives the reference clock at an input. A logic circuit (130, 134, . . . , 138, 140) combines signals from the delay line taps of the first delay line (108) with signals from the delay line taps of the second and/or first delay line (104, 150, 108) to produce a collection of clock pulses having a combined clock rate of FREF*2N. At least one of the delay lines can be locked to the reference clock using a delay locked loop. The clock pulses can be logically combined with a seed register (204) contents to produce a recursive sequence or with data for convolutional encoding, or with pilot data for correlation in a CDMA transceiver.
REFERENCES:
patent: 4845390 (1989-07-01), Chan
patent: 5684434 (1997-11-01), Mann et al.
patent: 5774703 (1998-06-01), Weiss et al.
patent: 5922076 (1999-07-01), Garde
patent: 5963069 (1999-10-01), Jefferson et al.
patent: 6091760 (2000-07-01), Giallorenzi et al.
patent: 6141374 (2000-10-01), Burns
patent: 6147531 (2000-11-01), McCall et al.
patent: 6163224 (2000-12-01), Araki et al.
patent: 6259283 (2001-07-01), Nguyen
patent: 6272646 (2001-08-01), Rangasayee et al.
patent: 6282627 (2001-08-01), Wong et al.
patent: 6353649 (2002-03-01), Bockleman et al.
patent: 6480045 (2002-11-01), Albean
patent: 6538489 (2003-03-01), Nakano
patent: 6686805 (2004-02-01), Cyrusian
patent: 6784707 (2004-08-01), Kim et al.
patent: 6794913 (2004-09-01), Stengel
patent: 2003/0014682 (2003-01-01), Schmidt
patent: 2003/0152181 (2003-08-01), Stengel et al.
Stengel Robert E.
Tomerlin Andrew
Kim Kevin
Motorola Inc.
LandOfFree
Delay line based multiple frequency generator circuits for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay line based multiple frequency generator circuits for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay line based multiple frequency generator circuits for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3858824