Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2006-10-17
2006-10-17
Bonzo, Bryce P. (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C709S248000, C370S235000, C710S310000
Reexamination Certificate
active
07124319
ABSTRACT:
A fault tolerant computing system is provided comprising two or more processing sets that operate in synchronism with one another. The two processing sets are joined by a bridge, and there is a communications link for each processing set for transmitting data from the processing set to the bridge. Data transmissions are initiated in synchronism with one another from the respective processing sets to the bridge but are then subject to variable delay over the communications link. Accordingly, a buffer is included in the bridge for storing the data transmissions received from the processing sets for long enough to compensate for the variable delay. The data transmissions can then be fed out from the buffer to a comparator that verifies that the data transmissions received from the two or more processing sets properly match each other. Likewise, a buffer is included in each processing set for storing the data transmissions received from the bridge for long enough to compensate for the variable delay. Control logic in each processing set can then apply the data transmissions to the respective processing set at a predetermined time.
REFERENCES:
patent: 5276899 (1994-01-01), Neches
patent: 5790776 (1998-08-01), Sonnier et al.
patent: 5794018 (1998-08-01), Vrvilo et al.
patent: 5838894 (1998-11-01), Horst
patent: 5953742 (1999-09-01), Williams
patent: 6151689 (2000-11-01), Garcia et al.
patent: 6167477 (2000-12-01), Garnett et al.
patent: 6173351 (2001-01-01), Garnett et al.
patent: 6175872 (2001-01-01), Neumann et al.
patent: 6199171 (2001-03-01), Bossen et al.
patent: 6233702 (2001-05-01), Horst et al.
patent: 6247059 (2001-06-01), Johnson et al.
patent: 6247143 (2001-06-01), Williams
patent: 6249756 (2001-06-01), Bunton et al.
patent: 6260159 (2001-07-01), Garnett et al.
patent: 6289022 (2001-09-01), Gale et al.
patent: 6496940 (2002-12-01), Horst et al.
patent: 6622219 (2003-09-01), Tremblay et al.
patent: 6640287 (2003-10-01), Gharachorloo et al.
patent: 6704887 (2004-03-01), Kwiat et al.
patent: 6721796 (2004-04-01), Wong
patent: 6782453 (2004-08-01), Keltcher et al.
patent: 6785763 (2004-08-01), Garnett et al.
patent: 6785777 (2004-08-01), Garnett et al.
patent: 6928583 (2005-08-01), Griffin et al.
patent: 6985966 (2006-01-01), Gupta et al.
patent: 2002/0065986 (2002-05-01), Garnett et al.
patent: 2002/0065996 (2002-05-01), Garnett et al.
patent: 2002/0066049 (2002-05-01), Garnett et al.
patent: 2003/0182492 (2003-09-01), Watkins et al.
patent: WO93/25965 (1993-12-01), None
Newton, Harry, Newton's Telecom Dictionary, Feb. 2002, CMP Books, 18th Edition, p. 297.
The Authoritative Dictionary of IEEE Standards Terms, Dec. 2000, IEEE Press, Seventh Edition, pp. 123-124.
Combined Search and Examination Report for GB0411173.8, Jul. 21, 2004, 3 pages.
International search report application No. GB0206451.7 mailed Oct. 30, 2003.
International search report application No. GB0206451.7 mailed Nov. 12, 2002.
Garnett Paul J.
Rowlinson Stephen
Watkins John E.
Bonzo Bryce P.
Duncan Marc
Kivlin B. Noäl
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Sun Microsystems Inc.
LandOfFree
Delay compensation for synchronous processing sets does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay compensation for synchronous processing sets, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay compensation for synchronous processing sets will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3664970