Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Reexamination Certificate
2006-10-13
2008-03-25
Wells, Kenneth B. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
C327S158000
Reexamination Certificate
active
07348823
ABSTRACT:
A delay circuit includes a first delay line circuit having a plurality of stages of delay units, a second delay line circuit having a plurality of stages of delay units, a plurality of transfer circuits provided in association with respective stages of the delay units of the first delay line circuit, the transfer circuits controlling the transfer of the outputs of the delay units of the first delay line circuit to associated stages of the delay units of the second delay line circuit. The delay units of respective stages of the first delay line circuit inverting input signals. Each stage delay unit of the second delay line circuit includes a logic circuit receiving an output signal of the transfer circuit associated with the delay unit in question and an output signal of a preceding stage to send an output signal to a following stage. The duty ratio is rendered variable by independently selecting the rising edge of the input signal and a propagation path of the falling edge.
REFERENCES:
patent: 5920510 (1999-07-01), Yukutake et al.
patent: 5923613 (1999-07-01), Tien et al.
patent: 6034901 (2000-03-01), Toda
patent: 6078199 (2000-06-01), Kim
patent: 6313676 (2001-11-01), Abe et al.
patent: 6396322 (2002-05-01), Kim et al.
patent: 6642760 (2003-11-01), Alon et al.
patent: 6750688 (2004-06-01), Takai
patent: 6759911 (2004-07-01), Gomm et al.
patent: 6798259 (2004-09-01), Lin
patent: 6812799 (2004-11-01), Kirsch
patent: 6930524 (2005-08-01), Drexler
patent: 7161397 (2007-01-01), Lee et al.
patent: 7184509 (2007-02-01), Cho et al.
patent: 7271638 (2007-09-01), Takai et al.
patent: 2001/0017558 (2001-08-01), Hanzawa et al.
patent: 2000-151372 (2002-05-01), None
patent: 2002-158566 (2002-05-01), None
patent: 2003-91331 (2003-03-01), None
patent: 2003-101409 (2003-04-01), None
Kobayashi Shotaro
Takai Yasuhiro
Cox Cassandra
Elpida Memory Inc.
Sughrue & Mion, PLLC
Wells Kenneth B.
LandOfFree
Delay circuit and delay synchronization loop device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delay circuit and delay synchronization loop device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay circuit and delay synchronization loop device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3977890