Static information storage and retrieval – Systems using particular element – Flip-flop
Reexamination Certificate
2008-07-22
2008-07-22
Le, Thong Q (Department: 2827)
Static information storage and retrieval
Systems using particular element
Flip-flop
C365S156000, C365S189040
Reexamination Certificate
active
11484243
ABSTRACT:
A method for providing a deglitching circuit for a radiation tolerant static random access memory (SRAM) comprising: providing a configuration memory having a plurality of configuration bits; coupling read and write circuitry to the configuration memory for configuring the plurality of configuration bits; coupling a radiation hard latch to a programmable element, the radiation hard latch controlling the programmable element; and providing an interface that couples at least one of the plurality of configuration bits to the radiation hard latch when the write circuitry writes to the at least one of the plurality of configuration bits.
REFERENCES:
patent: 4887236 (1989-12-01), Schloemann
patent: 5097446 (1992-03-01), Shoji et al.
patent: 6990010 (2006-01-01), Plants
patent: 7126842 (2006-10-01), Plants
patent: 2004/0012688 (2004-01-01), Tinnerino et al.
patent: 1 137 188 (2001-09-01), None
patent: 1 137 188 (2003-08-01), None
L. Ashby, “ASIC Clock Distribution Using A Phase Locked Loop (PLL)”,Proceedings Fourth Annual IEEE International ASIC Conference and Exhibit, pp. P1-6.1-P1-6.3, Sep. 23-27, 1991.
“AV9170 Clock Synchronizer and Multiplier”, originally owned by AvaSem Corp, dated Nov. 1992, update version AV9170, Integrated Circuit Systems, Inc., pp. 1-11, Rev E Sep. 24, 1999.
“AV9170 Application Note-Clock Synchronizer and Multiplier”, Integrated Circuit Systems, Inc. former AvaSem Corp., pp. 1-7, originally dated Jan. 1993, revision 9170AppRev111694, no date on publication.
U. Ko et al., “A 30-ps JITTER, 3.6 μs Locking, 3.3-Volt Digital PLL For CMOS Gate Arrays”,IEEE 1993 Custom Integrated Circuits Conference, pp. 23.3.1-23.3.4, Conf. Date: May 9-12, 1993.
A. Efendovich, et al. “Multi-frequency Zero-Jitter Delay-Locked Loop”,IEEE 1993 Custom Integrated Circuits Conference, pp. 27.1.1-27.1.4, Conf. Date: May 9-12, 1993.
R. Quinnell, Technical Ed., “Blending gate arrays with dedicated circuits sweentens ASIC development”,EDN, pp. 29-32, Mar. 31, 1994.
J. R. Schwank, Section II, “Basic Mechanisms of Radiation Effects in the Natural Space Environment” in “Radiation Effect in Commercial Electronics”,IEEE Nuclear and Space Radiation Effects Conference Short Course, pp. II-1 to II-87, Westin La Paloma Resort, Tuscon, Arizona, Jul. 18, 1994.
N. Haddad et al., Chapter IV, “Adapting Commercial Electronics to the Naturally Occurring Radiation Environment” in Radiation Effect in Commercial Electronics,IEEE Nuclear and Space Radiation Effects Conference Short Course, pp. IV-20 to IV-25, Westin La Paloma Resort, Tuscon, Arizona, Jul. 18, 1994.
J. Chen, “PLL-based clock systems span the system spectrum from green PCs to Alpha”,EDN, pp. 147-155, Nov. 9, 1995.
P. Sevalia, “Straightforward techniques cut jitter in PLL-based clock drivers”,EDN, pp. 119-125, Nov. 23, 1995.
D. Bursky, “Memories Hit New Highs and Clocks Run Jitter-Free”,Electronic Design, pp. 79-93, Feb. 19, 1996.
G. Messenger et al., Chapter 2, “Extraterrestrial SEU-Inducing Particles”,Single Event Phenomena, pp. 23-35, 74-85, Chapman & Hall a division of International Thomson Publishing, 1997.
Y. Lia et al., “Hierarchical Interconnection Structures For Field Programmable Gate Arrays”, IEEE Transactions on Very Large Scale (VLSI) Interaction Systems, vol. 5, No. 2, pp. 186-196, Jun. 1997.
Actel Corporation
Le Thong Q
Lewis and Roca LLP
LandOfFree
Deglitching circuits for a radiation-hardened static random... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Deglitching circuits for a radiation-hardened static random..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deglitching circuits for a radiation-hardened static random... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3957120