Electric lamp and discharge devices: systems – Cathode ray tube circuits – Cathode-ray deflections circuits
Reexamination Certificate
2001-06-26
2002-11-12
Wong, Don (Department: 2821)
Electric lamp and discharge devices: systems
Cathode ray tube circuits
Cathode-ray deflections circuits
C315S371000, C315S399000
Reexamination Certificate
active
06479953
ABSTRACT:
BACKGROUND
A typical horizontal deflection circuit for a CRT includes a horizontal deflection winding of a deflection yoke coupled in parallel with a retrace capacitance provided by, for example, a retrace capacitor. A horizontal output or switching transistor operating at a horizontal deflection frequency is coupled across the retrace capacitor. A supply voltage is coupled to the switching transistor and to the retrace capacitor via a supply inductance.
For a given deflection winding inductance and a supply voltage magnitude, the effective retrace capacitance required to produce the same deflection current amplitude would have to be smaller when a higher deflection frequency is utilized than when a lower deflection frequency is utilized. Therefore, the flyback pulse voltage developed across a horizontal output transistor would have to be higher at the higher deflection frequency. For a given switching transistor breakdown voltage characteristic, the maximum flyback pulse voltage that is permitted to develop across a horizontal output transistor limits the allowable, maximum horizontal frequency that can be utilized. Therefore, it may be desirable to reduce the effective retrace capacitance without substantially increasing the flyback pulse voltage developed across the horizontal output transistor.
A horizontal deflection circuit, embodying an inventive feature, includes switched, first and second retrace capacitors coupled in series with a deflection winding. First and second switching transistors are coupled across the first and second retrace capacitors, respectively. A supply voltage is coupled via a supply inductance to a junction terminal between the retrace capacitors. The switching transistors are switched off, during retrace, to produce a first retrace pulse voltage across the first retrace capacitance and a second retrace pulse voltage across the second retrace capacitance. The retrace pulse voltage across the deflection winding is equal to the sum of a first retrace pulse voltage and the second retrace pulse voltage and is larger than each. The retrace pulse voltage across the deflection winding is proportional to a ratio of the capacitances of the first and second capacitances. Thereby, capacitive transformation is obtained. Similarly, a voltage across an S-shaping capacitor that is coupled in series with the deflection winding is also proportional to a ratio of the capacitances of the first and second capacitances.
Advantageously, the peak voltage developed across each of the switching transistors is substantially smaller than the sum retrace pulse voltage developed across the deflection winding. The result is that, for a given switching transistor breakdown voltage characteristic, the maximum scan frequency that can be employed is, advantageously, higher than in a deflection circuit in which the entire retrace pulse voltage across the deflection winding is developed across a single switching transistor.
A horizontal deflection circuit, embodying an inventive feature, includes an East-West raster distortion correction circuit for correcting pincushion raster distortion. Switched, first and second retrace capacitors are provided for providing the aforementioned capacitive transformation. Throughout a given vertical trace interval, the retrace switching timing of each one of the switching transistors remains the same relative to that of the other one of the switching transistors. Thereby, advantageously, East-West raster distortion correction is obtained in a manner that avoids producing retrace time modulation.
SUMMARY OF THE INVENTION
A video display deflection apparatus, embodying an inventive feature, includes a first retrace capacitance and a second retrace capacitance. A deflection winding is coupled to the first and second retrace capacitances to form a resonant circuit with the first and second retrace capacitances, during retrace. A first switching transistor is coupled to the first retrace capacitance for generating a first retrace pulse voltage in the resonant circuit. A second switching transistor is coupled to the second retrace capacitance for generating a second retrace pulse voltage in the second retrace capacitance. The first and second retrace pulse voltage are applied to the deflection winding in a manner to provide for retrace capacitance transformation. The second switching transistor is responsive to the first retrace pulse voltage for controlling, in accordance with the first retrace pulse voltage, when a switching operation occurs in the second switching transistor.
REFERENCES:
patent: 4104567 (1978-08-01), Peer et al.
patent: 4147964 (1979-04-01), Luz et al.
patent: 4206388 (1980-06-01), Ishigaki et al.
patent: 4242714 (1980-12-01), Yoshida et al.
patent: 4513228 (1985-04-01), Teuling
patent: 4540933 (1985-09-01), Teuling
patent: 4733141 (1988-03-01), Watanuki
patent: 4837457 (1989-06-01), Bergstrom et al.
patent: 4864197 (1989-09-01), Fitzgerald
patent: 5416389 (1995-05-01), Merlo et al.
patent: 5714849 (1998-02-01), Lee
patent: 6124686 (2000-09-01), Kikuchi et al.
patent: 10-108034 (1998-04-01), None
Schematic Diagram 1999 of Sony AE-5 Television Receiver Chassis Model KV-2PFX65.
Fried Harvey D.
Henig Sammy S.
Lee Wilson
Thomson Licensing S. A.
Tripoli Joseph S.
LandOfFree
Deflection circuit with a retrace capacitive transformation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Deflection circuit with a retrace capacitive transformation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deflection circuit with a retrace capacitive transformation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2941151