Patent
1997-02-24
1999-03-09
Pan, Daniel H.
395385, G06F 940, G06F 930, G06F 938
Patent
active
058813071
ABSTRACT:
A superscalar processor includes an execution unit that executes load/store instructions and an execution unit that executes arithmetic instruction. Execution pipelines for both execution units include a decode stage, a read stage that identify and read source operands for the instructions and an execution stage or stages performed in the execution units. For store instructions, reading store data from a register file is deferred until the store data is required for transfer to a memory system. This allows the store instructions to be decoded simultaneously with earlier instructions that generate the store data. A simple antidependency interlock uses a list of the register numbers identifying registers holding store data for pending store instructions. These register number are compared to the register numbers of destination operands of instructions, and instructions having destination operands matching a source of store data are stalled in the read stage to prevent the instruction from destroying store data before an earlier store instruction is complete.
REFERENCES:
patent: 5163139 (1992-11-01), Haigh et al.
patent: 5651125 (1997-07-01), Witt et al.
Park Heonchul
Song Seungyoon Peter
Pan Daniel H.
Samsung Electronics Co,. Ltd.
LandOfFree
Deferred store data read with simple anti-dependency pipeline in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Deferred store data read with simple anti-dependency pipeline in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deferred store data read with simple anti-dependency pipeline in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1331654