Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-09-13
2005-09-13
Nguyen, Thanh (Department: 2813)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S637000, C438S678000
Reexamination Certificate
active
06943112
ABSTRACT:
The process of the present invention forms copper interconnects in a semiconductor wafer surface. During the process, initially, narrow and large features are provided in the top surface of the wafer, and then a primary copper layer is deposited by employing an electrochemical deposition process. The primary copper layer completely fills the features and forms a planar surface over the narrow feature and a non-planar surface over the large feature. By employing an electrochemical mechanical deposition process, a secondary copper layer is deposited onto the primary copper layer to form a planar copper layer over the narrow and large features. After this process step, the thickness of the planar copper layer is reduced using an electropolishing process.
REFERENCES:
patent: 6176992 (2001-01-01), Talieh
patent: 6333248 (2001-12-01), Kishimoto
patent: 6346479 (2002-02-01), Woo et al.
patent: 6433402 (2002-08-01), Woo et al.
patent: 6482656 (2002-11-01), Lopatin
patent: 6492260 (2002-12-01), Kim et al.
patent: 6566259 (2003-05-01), Ding et al.
patent: 6620725 (2003-09-01), Shue et al.
patent: 2003/0119311 (2003-06-01), Basol et al.
patent: 2004/0012090 (2004-01-01), Basol et al.
patent: 1167585 (2002-01-01), None
patent: 11165253 (1999-06-01), None
patent: 2000208443 (2000-07-01), None
patent: WO 01 32362 (2001-05-01), None
patent: WO 0178135 (2001-10-01), None
patent: WO 03009361 (2003-01-01), None
Reid et al., “Factors influencing damascene feature fill using copper PVD and electroplating.”Solid State Technology, Jul. 2000, pp. 86-103.
Basol Bulent M.
Uzoh Cyprian
ASM Nutool, Inc.
Knobbe Martens Olson & Bear LLP
Nguyen Thanh
LandOfFree
Defect-free thin and planar film processing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Defect-free thin and planar film processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Defect-free thin and planar film processing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3376751