Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2003-04-03
2004-10-19
Thompson, A. M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C702S069000
Reexamination Certificate
active
06807656
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to estimating decoupling capacitance, and more particularly to a decoupling capacitance estimation and insertion flow for ASIC designs.
BACKGROUND OF THE INVENTION
In deep sub-micron ASIC design, with decreasing supply voltages and noise margin, and higher clock speeds, core noise is one of the most significant signal integrity problems facing a chip designer. Core noise, or instantaneous voltage drop, is due to a large demand for current across a chip in a short period of time. Instantaneous voltage drop has been linked to the following problems in integrated circuits; high performance clock jitter (cycle-to-cycle), clock skew balanced delay chain matching and clock balancing, tight hold time margin paths and scan shift chain, and jitter sensitive I/O interfaces, such as DDR and source synchronous. Instantaneous voltage drop (IVD) can also cause functional failures if not addressed properly in the design phase.
One of the most effective ways to reduce power supply noise is to increase on-chip decoupling capacitance (dcap) by adding decoupling capacitors to the circuit layout. Decoupling capacitors can be designed into the layout before or after the design is complete. Although adding decoupling capacitors is an effective method for combating IVD, the current method for estimating and adding decoupling capacitors to a chip design has disadvantages.
One disadvantage is that an integrated package level and chip level power bus model with switching and timing information is needed to accurately analyze such voltage variations over time. The current static analysis methodology relies on average power calculations to analyze and design the power distribution. There is a deficiency in the current voltage drop analysis flow in that it only takes into account the average voltage drop. Peak currents may occur between four and five times the average current estimated by conventional analysis, resulting in short duration peak voltage drops between four and five times on the chip over what was predicted, not including the package and board voltage drop. Therefore, the number of decoupling capacitors that will be placed on the chip may not be adequate to handle the underestimation of the peak voltage drops.
Another disadvantage is that if the number of decoupling capacitors is initially underestimated by the voltage drop simulation, and more must be added after the chip design is complete, then the chip may no longer have an adequate amount of area to place the additional decoupling capacitors.
A further deficiency with the current dynamic spice-like voltage drop simulation is that it is slow and time-consuming. Once a chip design nears completion, further testing and analysis are performed, followed by refinements to the design, including the decoupling capacitors. With each iteration, the voltage drop simulation increases the time for that cycle to complete. With some designs, use of the simulation is not feasible in the overall ASIC design flow because of the slow turn-around time of the simulation and a limited capacity to handle large designs.
Accordingly, what is needed is an improved method for estimating the decoupling capacitance required for an ASIC design. The present invention addresses such a need.
SUMMARY OF THE INVENTION
The present invention provides a method for estimating decoupling capacitance during an ASIC design flow. The method includes precharacterizing a set of power grid structures to model their respective noise behaviors, and storing the respective noise behaviors as noise factors in a table. During the design flow for a current design that includes at least. one of the precharacterized power grid structures, the corresponding noise factor from the table is used to calculate decoupling capacitance for the current design.
According to the present invention, components that are commonly used in ASIC designs are precharacterized for future use in a table look-up approach, thereby eliminating the need to perform these steps during the actual design flow, and therefore reducing the time to perform the decoupling capacitance estimation.
REFERENCES:
patent: 5568395 (1996-10-01), Huang
patent: 6353248 (2002-03-01), Reith et al.
patent: 6446016 (2002-09-01), Zhu
patent: 6523159 (2003-02-01), Bernstein et al.
patent: 6539527 (2003-03-01), Naffziger et al.
patent: 6618844 (2003-09-01), Dansky et al.
patent: 6640331 (2003-10-01), Trivedi et al.
patent: 2002/0022951 (2002-02-01), Heijningen et al.
patent: 2002/0193959 (2002-12-01), Wanek et al.
patent: 02002288253 (2002-11-01), None
Larsson et al., “Parasitic resistance in an MOS transistor used as on-chip decoupling capacitance”, Apr. 1997 , Solid-State Circuits, IEEE Journal of, vol.: 32 Issue: 4 , Page(s):574-576.*
Zheng et al.‘Fast modeling of core switching noise on distributed LRC power grid in ULSI circuits’, IEEE Transactions, vol.: 24, Issue: 3, Aug. 2001, pp.: 245-254.*
Su et al., “Optimal decoupling capacitor sizing and placement for standard-cell layout designs”, Apr. 2003, IEEE Transactions vol.: 22 Issue: 4, pp.: 428-436.*
Chen, Howard H., “Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design,” IBM Research Division, 1997, pp. 638-643.
Al-Dabagh Maad
Cao Lihui
Gradin David
Li Weidan
Subbarao Prasad
LSI Logic Corporation
Rossoshek Helen
Sawyer Law Group LLP
Thompson A. M.
LandOfFree
Decoupling capacitance estimation and insertion flow for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decoupling capacitance estimation and insertion flow for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoupling capacitance estimation and insertion flow for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3264331