Decoupled reset dynamic logic circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

326 27, 326121, H03K 190948

Patent

active

061337595

ABSTRACT:
A dynamic logic circuit is implemented which decouples the reset of the output from the reset of the evaluation node. An N-tree logic circuit generates a logical output signal in response to a first set of input signals. The output signal is coupled to a gate of a first n-type field effect transistor (NFET) of a parallel coupled pair of NFET devices. The parallel drains are coupled to an output of the dynamic logic circuit and the parallel sources are coupled to ground. The gate of the second NFET device of the pair is coupled to the junction of a source and drain, respectively, of a series connected p-type field effect transistor (PFET) device, and a third NFET device. The third NFET device has a source coupled to ground, and the PFET device has a drain coupled to a voltage supply. Gates of the PFET device and the third NFET device are connected together and receive a logic signal whereby the output of the dynamic logic circuit may be reset.

REFERENCES:
patent: 4401903 (1983-08-01), Iizuka
patent: 5208489 (1993-05-01), Houston
patent: 5541537 (1996-07-01), Kim et al.
patent: 5831452 (1998-11-01), Nowak et al.
patent: 5841300 (1998-11-01), Murabayashi et al.
Horenstein, Mark. Microelectronic Circuits & Devices. Prentice-Hall, pp. 723-725, 1990.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Decoupled reset dynamic logic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoupled reset dynamic logic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoupled reset dynamic logic circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-472829

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.