Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2005-03-16
2009-10-13
Lamarre, Guy J (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S755000
Reexamination Certificate
active
07603607
ABSTRACT:
In processing of calculating outer value log-ratio αmn by a row processing unit performing an operation on rows of a parity check matrix, a minimum absolute value and a second minimum absolute value out of data utilized for the row processing are stored. When the data to be processed matches with the minimum value, the second minimum value is outputted. When the data to be processed does not match with the minimum value, the minimum value is output. Thus, it is possible to simplify a construction of a portion for executing Min operation of obtaining a minimum value in the processing of a decoding operation according to a min-sum decoding algorithm. It is possible to reduce a scale of circuitry for decoding low density parity check codes.
REFERENCES:
patent: 6421804 (2002-07-01), Lee
patent: 7039846 (2006-05-01), Hewitt et al.
patent: 7219288 (2007-05-01), Dielissen et al.
patent: 2006/0156167 (2006-07-01), Dielissen et al.
patent: 2004-186940 (2004-07-01), None
patent: 2006-508577 (2006-03-01), None
patent: WO 2004-049578 (2004-06-01), None
Sae-Young Chung et al., “On the Design of Low-Density Parity-Check Codes within 0.0045 dB of the Shannon Limit”, IEEE Communications Letters, vol. 5, No. 2, Feb. 2001, pp. 58-60.
Engling Yeo et al., “VLSI Architectures for Iterative Decoders in Magnetic Recording Channels”, IEEE Transactions on Magnetic, vol. 37, No. 2, Mar. 2001, pp. 748-755.
Tadashi Wadayama, “Introduction to Low Density Parity Check Codes and the Sum-Products Algorithm”, Technical Report of IEICE., MR 2001-83, Dec. 2001, The Institute of Electronics, Information and Communication Engineers.
Lamarre Guy J
McDermott Will & Emery LLP
Rizk Sam
Sumitomo Electric Industries Ltd.
LandOfFree
Decoding unit and preprocessing unit implemented according... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decoding unit and preprocessing unit implemented according..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoding unit and preprocessing unit implemented according... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4072392