Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Decoding
Reexamination Certificate
2008-05-27
2008-05-27
Cho, James H (Department: 2819)
Electronic digital logic circuitry
Function of and, or, nand, nor, or not
Decoding
C326S108000
Reexamination Certificate
active
11157349
ABSTRACT:
Systems and methods are disclosed herein for decoder applications. For example, in accordance with an embodiment of the present invention, an integrated circuit includes a decoder that receives a plurality of input signals and partially decodes the input signals based on their true and complement values to provide a plurality of decoded signals. The decoded signals, for example, may be utilized to control a multiplexer.
REFERENCES:
patent: 5130704 (1992-07-01), Ogawa et al.
patent: 5327022 (1994-07-01), Yamada et al.
patent: 5701094 (1997-12-01), Sridhar et al.
patent: 6351152 (2002-02-01), Reddy et al.
patent: 6834004 (2004-12-01), Takano et al.
patent: 6956399 (2005-10-01), Bauer
Rhyne, Fundamental of Digital Systems Design, N.J. 1973, pp. 70-71.
Cruz Louis De La
Vernenker Hemanshu T.
Cho James H
Lattice Semiconductor Corporation
LandOfFree
Decoding systems and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decoding systems and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoding systems and methods will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3955154