Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2005-08-18
2008-12-16
Chaudry, M. Mujtaba K (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S784000
Reexamination Certificate
active
07467346
ABSTRACT:
Systems and methods are provided for performing error correction decoding. The coefficients of the error locator polynomial are iteratively determined for each codeword using a modular implementation of a single recursion key-equation solver algorithm. According to this implementation, a plurality of modules are used to calculate the current and previous coefficients of the error locator polynomial. One module is used for each correctable error. The modular single recursion implementation is programmable, because the number of modules can be easily changed to correct any number of correctable errors. Galois field tower arithmetic can be used to calculate the inverse of an error term. Galois field tower arithmetic greatly reduces the size of the inversion unit. The latency time can be reduced by placing the computations of the inverse error term outside the critical path of the error locator polynomial algorithm.
REFERENCES:
patent: 4833678 (1989-05-01), Cohen
patent: 5181209 (1993-01-01), Hagenauer et al.
patent: 5311522 (1994-05-01), Murakami
patent: 5412620 (1995-05-01), Cafarella et al.
patent: 5428628 (1995-06-01), Hassner et al.
patent: 5432613 (1995-07-01), Lee
patent: 5446743 (1995-08-01), Zook
patent: 5502665 (1996-03-01), Im
patent: 5583707 (1996-12-01), Seki
patent: 5701314 (1997-12-01), Armstrong et al.
patent: 5812438 (1998-09-01), Lan et al.
patent: 6092233 (2000-07-01), Yang
patent: 6122766 (2000-09-01), Fukuoka et al.
patent: 6343305 (2002-01-01), Koc et al.
patent: 6516438 (2003-02-01), Wilcoxson et al.
patent: 6598203 (2003-07-01), Tang
patent: 6622277 (2003-09-01), Ramanujam et al.
patent: 6658605 (2003-12-01), Yoshida et al.
patent: 6769089 (2004-07-01), Gupta
patent: 2004/0078408 (2004-04-01), Miller et al.
Toshio Horiguchi, “High-Speed Decoding of BCH Codes Using a New Error-Evaluation Algorithm,” Electronics and Communications in Japan, Part 3, vol. 72, No. 12, 1989, pp. 63-71.
Dilip V. Sarwate, et al., “High-Speed Architectures for Reed-Solomon Decoders,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 9, No. 5, Oct. 2001, pp. 641-655.
Hassner Martin
Hwang Kirk
Cahill Steven J.
Chaudry M. Mujtaba K
Hitachi Global Storage Technologies - Netherlands B.V.
LandOfFree
Decoding error correction codes using a modular single... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decoding error correction codes using a modular single..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoding error correction codes using a modular single... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4041006