Decoding apparatus and decoding method

Details Decoding apparatus and decoding method Decoding apparatus and decoding method

2006-04-20

2011-12-27

Alphonse, Fritz (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S752000, C714S780000

Reexamination Certificate

active

08086934

ABSTRACT:
A decoding apparatus and method are capable of decoding LDPC codes with a high degree of precision while preventing the circuit scale of the decoding apparatus from increasing. A computation section carries out a first computation process corresponding to three check-node processes by making use of decoding intermediate results supplied from a decoding intermediate result storage memory by way of a cyclic shift circuit, and stores the result of the first computation process in a decoding intermediate result storage memory. A computation section carries out a second computation process corresponding to six variable-node processes by making use of decoding intermediate results supplied from a decoding intermediate result storage memory by way of a cyclic shift circuit, and stores the decoding intermediate result in the decoding intermediate result storage memory.

REFERENCES:
patent: 7085983 (2006-08-01), Ohta
patent: 7590929 (2009-09-01), Morita et al.
patent: 7603607 (2009-10-01), Maehata
patent: 2003/0033575 (2003-02-01), Richardson et al.
patent: 2004/0153960 (2004-08-01), Eroz et al.
patent: 2005/0240853 (2005-10-01), Yokokawa et al.
patent: 2005/0278604 (2005-12-01), Yokokawa et al.
patent: 2005/0278606 (2005-12-01), Richardson et al.
patent: 1 494 358 (2005-01-01), None
patent: 1 521 372 (2005-04-01), None
patent: 2004-364233 (2004-12-01), None
patent: 2005-054781 (2004-12-01), None
patent: WO 02/103631 (2002-12-01), None
E. Yeo et al, “VLSI Architectures for Interative Decoders in Magnetic Recording Channels”, IEEE Transactions on Magnetics. vol. 37, No. 2, Mar. 2001.
T. Zhang et al., “Joint (3,k)-Regular LDPC Code and Decoder/Encoder Design,” IEEE Transactions on Signal Processing, vol. 52, No. 4, pp. 1065-1079, Apr. 2004.
M.M. Mansour et al., “A Novel Design Methodology for High-Performance Programmable Decoder Cores for AA-LDPD Codes,” Proceedings of IEEE Workshop on Signal Processing Systems 2003 (SIPS 2003), pp. 29-34, Aug. 2003.
Kartootli M. et al., “Semi-parallel reconfigurable architectures for real-time LDPC decoding”, Proc., IEEE Internat. Conf. on Information Technology: Coding and Computing, vol. 1, Apr. 5, 2004, pp. 579-585.
Mansour M M et al., “High-throughput LDPC decoders”, IEEE Transactions on Very Large Scale Integration Systems, vol. 11, No. 6, Dec. 1, 2003, pp. 976-996.
Japanese Office Action for Japanese Patent Application No. 2005-125962 dated Jul. 15, 2010.

Affiliated with

Also associated with

Rating

Decoding apparatus and decoding method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoding apparatus and decoding method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoding apparatus and decoding method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4297987