Decoder/multiplexer circuit including multi-emitter transistors

Details Decoder/multiplexer circuit including multi-emitter transistors Decoder/multiplexer circuit including multi-emitter transistors

1986-09-17

1988-05-10

Yusko, Donald J.

Communications: electrical

Continuously variable indicating

With meter reading

307243, 307463, 340825930, 357 36, H04Q 352, H03K 19086

Patent

active

047438991

ABSTRACT:
A decoder/multiplexer circuit for selecting one of a plurality of input signals includes an array formed of a plurality of decode transistors. All of the collectors of the decode transistors are commonly formed in a large epitaxial pocket, thereby reducing the amount of chip area required.

REFERENCES:
patent: 3402330 (1968-09-01), Archer
patent: 4394657 (1983-07-01), Isogai et al.
patent: 4524443 (1985-06-01), Crocker et al.
patent: 4616358 (1986-10-01), Rehm et al.

Affiliated with

Also associated with

Rating

Decoder/multiplexer circuit including multi-emitter transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoder/multiplexer circuit including multi-emitter transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoder/multiplexer circuit including multi-emitter transistors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1323856