Decoder for low-density parity-check convolutional codes

Details Decoder for low-density parity-check convolutional codes Decoder for low-density parity-check convolutional codes

2005-12-14

2011-12-13

Rizk, Sam (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S758000, C714S794000, C714S801000

Reexamination Certificate

active

08078933

ABSTRACT:
Decoder for low-density parity check convolutional codes. In at least some embodiments, a decoder (200) for arbitrary length blocks of low-density, parity-check codes includes a plurality of interconnected processors (202), which further include a plurality of interconnected nodes. A memory can be interconnected with the nodes to store intermediate log likelihood ratio (LLR) values based on channel LLR values. Thus, LLR values having successively improved accuracy relative to the channel LLR values can be output from each processor, and eventually used to decision information bits. In some embodiments, the memory is a random access memory (RAM) device that is adapted to store the intermediate LLR values in a circular buffer. Additionally, a storage device such as a read-only memory (ROM) device can be used to generate a predetermined plurality of addresses for reading and writing LLR values.

REFERENCES:
patent: 2003/0104788 (2003-06-01), Kim
patent: 2009/0070659 (2009-03-01), Zhong et al.

Affiliated with

Also associated with

Rating

Decoder for low-density parity-check convolutional codes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoder for low-density parity-check convolutional codes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoder for low-density parity-check convolutional codes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4266901