Decoder circuit

Details Decoder circuit Decoder circuit

2006-12-14

2009-02-03

Tran, Anh Q (Department: 2819)

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Decoding

C326S105000, C326S108000

Reexamination Certificate

active

07486113

ABSTRACT:
The decoder circuit includes: a power supply control circuit for supplying a first voltage; first and second transistors connected in series between the power supply control circuit and a first reference node; and third and fourth transistors connected between a connection node between the first and second transistors and a second reference node. The first transistor receives a first signal at its gate, and the second transistor receives a second signal corresponding to the first signal at its gate. The third transistor receives a third signal at its gate, and the fourth transistor receives a fourth signal corresponding to the third signal at its gate. The potential difference between the first voltage and the first reference node is smaller than the potential difference between the first reference node and the second reference node.

REFERENCES:
patent: 5138579 (1992-08-01), Tatsumi et al.
patent: 5936910 (1999-08-01), Hashimoto
patent: 5936911 (1999-08-01), Inaba
patent: 5970018 (1999-10-01), Iwata et al.
patent: 8-236718 (1996-09-01), None

Affiliated with

Also associated with

Rating

Decoder circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoder circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoder circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4078962