Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-03-30
2009-11-17
Abraham, Esaw T (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S792000, C714S795000, C714S796000, C375S263000, C375S341000
Reexamination Certificate
active
07620882
ABSTRACT:
A decoder decodes a code by selecting, based on a predetermined condition, a path out of paths representing a transition of each of states in a trellis diagram. A storing unit stores, when a path at time k is selected, information on a selection history of a path selected at time prior to time (k−(a constraint length of a code)+1). A path detecting unit detects a path to be excluded from a path selection candidate, based on the information stored in the storing unit and information on a state of a transition source when a state transition occurs from time k−1 to time k.
REFERENCES:
patent: 5537424 (1996-07-01), Karabed et al.
patent: 5838697 (1998-11-01), Abe
patent: 6122118 (2000-09-01), Sato et al.
patent: 6335841 (2002-01-01), Hirano et al.
patent: 6373413 (2002-04-01), Yoshinaka
patent: 6388587 (2002-05-01), Brickner et al.
patent: 6668349 (2003-12-01), Sawaguchi
patent: 6704154 (2004-03-01), Hirano et al.
patent: 7076721 (2006-07-01), Sawaguchi
patent: 7120855 (2006-10-01), Chen et al.
patent: 7177353 (2007-02-01), Abnous et al.
patent: 7199955 (2007-04-01), Hirano et al.
patent: 7237173 (2007-06-01), Morita et al.
patent: 7380199 (2008-05-01), Haratsch
patent: 2003/0043487 (2003-03-01), Morita et al.
patent: 2007/0079225 (2007-04-01), Graef
patent: 2000-332619 (2000-11-01), None
patent: 2002-8325 (2002-01-01), None
patent: 2003-504778 (2003-02-01), None
patent: 2003-068024 (2003-03-01), None
patent: WO 01/03304 (2001-01-01), None
Osawa et al.; “Signal Processing Technologies for High Density Digital Magnetic Recording”; The Transactions of the Institute of Electronics, Information and Communication Engineers; vol. J81-C-II, No. 4, pp. 393-412; Apr. 1998.
Brickner, et al.; “Design of a Rate 6/7 Maximum Transition Run Code”; IEEE Transactions on Magnetics, vol. 33, No. 5, pp. 2749-2751; Sep. 1997.
Nishiya et al.; “Rate 16/17 Maximum Transition run (3; 11) Code on an EEPRML Channel with an Error-Correcting Postprocessor”; IEEE Transactions on Magnetics, vol. 35, No. 5, pp. 4378-4386; Sep. 1999.
Kanaoka Toshikazu
Morita Toshihiko
Abraham Esaw T
Fujitsu Limited
Greer Burns & Crain Ltd.
LandOfFree
Decoder and decoding method for decoding a code by selecting... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decoder and decoding method for decoding a code by selecting..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoder and decoding method for decoding a code by selecting... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4132550