Static information storage and retrieval – Addressing – Sync/clocking
Patent
1979-07-31
1981-01-27
Fears, Terrell W.
Static information storage and retrieval
Addressing
Sync/clocking
365189, 307238, G11C 700, G11C 1140
Patent
active
042479215
ABSTRACT:
A decoder for decoding address signals and a clock signal, in a synchronous CMOS memory, comprising an MOS transistor of one conductivity-type, to whose gate is applied a clock-including address signal, and a plurality of MOS transistors of the opposite conductivity-type connected in series, to each gate of which is applied the address signal and the clock-including address signal, respectively, whereby a terminal connecting the MOS transistor of one conductivity-type and the MOS transistors of the opposite conductivity-type serves as an output.
REFERENCES:
patent: 4110842 (1978-08-01), Sarkissian
Agatsuma Kenji
Itoh Hideo
Noguchi Eiji
Fears Terrell W.
Fujitsu Limited
LandOfFree
Decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1185145