Pulse or digital communications – Equalizers – Automatic
Reexamination Certificate
2005-01-21
2009-06-02
Payne, David C (Department: 2611)
Pulse or digital communications
Equalizers
Automatic
Reexamination Certificate
active
07542507
ABSTRACT:
In a decision feedback equalization (DFE) input buffer, timing and voltage errors, such as those caused by inter-symbol interference (ISI), are fully compensated. A variable equalizing coefficient is applied that accommodates, and compensates for, a range of timing errors TE or voltage errors VE that may be generated over a range of operating conditions. In this manner, accurate compensation is achieved, allowing for greater signal reliability and higher inter-circuit transfer rates. A decision feedback equalization (DFE) input buffer includes an equalizer that amplifies a difference in voltage level between an input signal and an oversampled signal in response to a variable equalizing control signal, the equalizer generating an amplified output signal. A sampling unit samples the amplified output signal in response to a sampling clock signal to generate the oversampled signal. A phase detector generates a timing control signal for controlling the timing of the activation of the sampling clock signal in response to a phase of the oversampled signal. An equalizing controller modifies the variable equalizing control signal in response to the timing control signal.
REFERENCES:
patent: 5233635 (1993-08-01), Henriksson et al.
patent: 5307375 (1994-04-01), Wu et al.
patent: 5428644 (1995-06-01), Kohonen
patent: 5692011 (1997-11-01), Nobakht et al.
patent: 6556637 (2003-04-01), Moriuchi
patent: 6671314 (2003-12-01), Abe et al.
patent: 2003/0016764 (2003-01-01), Brossier et al.
patent: 2004/0032905 (2004-02-01), Dittrich et al.
patent: 2005/0254572 (2005-11-01), Garg et al.
Young-Soo Sohn; Seung-Jun Bae; Hong-June Park; Chang-Hyun Kim; Soo-In Cho; “A 2.2 Gbpps CMOS look-ahead DFE receiver for multidrop channel with pin-to-pin time skew compensation,” Proceedings of the IEEE Custom Integrated Circuits Conference, Sep. 21-24, 2003 pp. 473-476.
Sohn, Young-Soo, et al., “1 1.35Bbps Decision Feedback Equalizing Receiver fro the SSTL SDRAM Interface with 2X Over-Sampling Phase Detector for Skew Compensation Between Clock and Data,” ESSCIRC 2002, pp. 787-790.
Stonick, John T., “An Adaptive PAM-4 5-Gb/s Backplane Transceiver in 0325-μm CMOS,” IEEE Journal of Solid-State Circuits, vol. 38, No. 3, Mar. 2003, pp. 436-443.
Bolourchi Nader
Mills & Onello LLP
Payne David C
Samsung Electronics Co,. Ltd.
LandOfFree
Decision feedback equalization input buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decision feedback equalization input buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decision feedback equalization input buffer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4093759