Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1996-11-14
1999-09-14
Beausoliel, Jr., Robert W.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
714 30, G06F 1300
Patent
active
059516968
ABSTRACT:
Disclosed herein is sophisticated but low-cost debug hardware which may be used to identify the root cause of a functional or electrical problem in a microprocessor chip. The debug hardware provides for generating a hardware breakpoint trap (HBT) in response to programmed combinations of internal signal triggers, and if desired, a HBT may be delayed through one or more occurrences of a programmed trigger combination via use of an iteration counter. Apparatus for generating and handling a HBT may comprise one or more trigger means, one or more event generation means, and debug software comprising code for 1) preserving the current architected state of a microprocessor upon generation of a HBT, 2) vectoring to and initiating execution of trap handler code, and 3) restoring said preserved current architected state after said trap handler code has been executed. Each of the trigger means is implemented internally to the microprocessor so as to monitor signals of the microprocessor and generate a trigger as programmed values of the signals are detected. Each of the event generation means is also implemented internally to the microprocessor, and may be used to generate a HBT in response to a programmed combination of the number of triggers generated by said trigger means. The debug software is stored in one or more memories accessible to, but possibly external to, the microprocessor.
REFERENCES:
patent: 4910417 (1990-03-01), El Gamal et al.
patent: 5239642 (1993-08-01), Gutierrez et al.
patent: 5317711 (1994-05-01), Bourekas et al.
patent: 5390332 (1995-02-01), Golson
patent: 5418452 (1995-05-01), Pyle
patent: 5473754 (1995-12-01), Folwell et al.
patent: 5475729 (1995-12-01), Mehring
patent: 5488688 (1996-01-01), Gonzales et al.
patent: 5530804 (1996-06-01), Edgington et al.
patent: 5590354 (1996-12-01), Klapproth et al.
patent: 5621886 (1997-04-01), Alpert et al.
patent: 5717851 (1998-02-01), Yishay et al.
patent: 5737516 (1998-04-01), Circallo et al.
patent: 5740413 (1998-04-01), Alpert et al.
Intel Development Tools Handbook, Intel Corp., pp. xi-xv, 1987.
Dictionary of Computers, Information Processing, and Telecommunications, 2nd ed., Jerry M. Rosenberg, John Wiley & Sons, NY, NY, 1987.
Naaseh Hosein
Tobin Paul G.
Beausoliel, Jr. Robert W.
Hewlett--Packard Company
Wright Norman Michael
LandOfFree
Debug system with hardware breakpoint trap does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Debug system with hardware breakpoint trap, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Debug system with hardware breakpoint trap will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1506040